RENESAS

## HIGH-SPEED 2.5V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

Features:

- **True Dual-Ported memory cells which allow simultaneous access of the same memory location**
- **High-speed clock to data access**
  - *Commercial: 7.5/9/12ns (max.)*
  - *Industrial: 9ns (max.)*
- **Low-power operation**
  - *IDT70T9359/49L*
    Active: 225mW (typ.)
    Standby: 1.5mW (typ.)
- **Flow-Through or Pipelined output mode on either port via the $\overline{FT}$/PIPE pins**
- **Counter enable and reset features**
- **Dual chip enables allow for depth expansion without additional logic**

- **Full synchronous operation on both ports**
  - *4.0ns setup to clock and 0.5ns hold on all control, data, and address inputs*
  - *Data input, address, and control registers*
  - *Fast 7.5ns clock to data out in the Pipelined output mode*
  - *Self-timed write allows fast cycle time*
  - *12ns cycle time, 83MHz operation in Pipelined output mode*
- **Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility**
- **LVTTL- compatible, single 2.5V (±100mV) power supply**
- **Industrial temperature range (–40°C to +85°C) is available for 66MHz**
- **Available in a 100-pin Thin Quad Flatpack (TQFP) and 100-pin fine pitch Ball Grid Array (fpBGA) packages**

## Functional Block Diagram

5640 drw 01

NOTE:
1. A_{12} is a NC for IDT70T9349.

JANUARY 2009

DSC-5640/2

Description:

The IDT70T9359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70T9359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{CE}_0$ and CE_1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 225mW of power.

Pin Configurations [1,2,3,4]

NOTES:
1. A_{12} is a NC for IDT70T9349.
2. All V_{DD} pins must be connected to power supply.
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 14mm x 14mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configurations (con't.)[1,2,3,4]

70T9359/49BF
BF100[5]

100-Pin fpBGA
Top View[6]

06/07/02

	1	2	3	4	5	6	7	8	9	10
A	A_{8R}	A_{11R}	$\overline{UB}_R$	$\overline{CNTRST}_R$	V_{SS}	V_{SS}	V_{SS}	I/O_{13R}	I/O_{10R}	I/O_{17R}
B	A_{6R}	A_{7R}	A_{10R}	A_{12R}[1]	$R/\overline{W}_R$	$\overline{OE}_R$	$PL/\overline{FT}_R$	I/O_{12R}	I/O_{9R}	I/O_{6R}
C	A_{3R}	A_{4R}	A_{5R}	A_{9R}	CE_{1R}	I/O_{16R}	I/O_{15R}	I/O_{11R}	I/O_{7R}	I/O_{3R}
D	A_{0R}	CLK_R	A_{1R}	A_{2R}	$\overline{LB}_R$	$\overline{CE}_{0R}$	I/O_{14R}	I/O_{8R}	I/O_{5R}	I/O_{1R}
E	V_{SS}	$\overline{ADS}_R$	$\overline{CNTEN}_R$	A_{1L}	$\overline{ADS}_L$	V_{SS}	I/O_{4R}	I/O_{2R}	I/O_{0R}	V_{DD}
F	V_{SS}	CLK_L	A_{0L}	A_{3L}	V_{DD}	V_{SS}	V_{DD}	I/O_{2L}	I/O_{1L}	I/O_{0L}
G	$\overline{CNTEN}_L$	A_{4L}	A_{7L}	$\overline{UB}_L$	V_{SS}	I/O_{13L}	NC	I/O_{4L}	V_{SS}	I/O_{3L}
H	A_{2L}	A_{6L}	A_{11L}	$\overline{CE}_{0L}$	$\overline{CNTRST}_L$	I/O_{15L}	I/O_{9L}	I/O_{7L}	I/O_{6L}	I/O_{5L}
J	A_{5L}	A_{9L}	A_{12L}[1]	$R/\overline{W}_L$	$\overline{OE}_L$	$PL/\overline{FT}_L$	I/O_{12L}	I/O_{10L}	V_{SS}	I/O_{8L}
K	A_{8L}	A_{10L}	$\overline{LB}_L$	CE_{1L}	V_{DD}	V_{DD}	I/O_{16L}	I/O_{14L}	I/O_{11L}	I/O_{17L}

5640 drw 03

NOTES:
1. A_{12} is a NC for IDT70T9349.
2. All V_{DD} pins must be connected to power supply.
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 10mm x 10mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
$\overline{CE}0L$, CE1L	$\overline{CE}0R$, CE1R	Chip Enables[3]
R/$\overline{W}$L	R/$\overline{W}$R	Read/Write Enable
$\overline{OE}$L	$\overline{OE}$R	Output Enable
A0L - A12L[1]	A0R - A12R[1]	Address
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output
CLKL	CLKR	Clock
$\overline{UB}$L	$\overline{UB}$R	Upper Byte Select[2]
$\overline{LB}$L	$\overline{LB}$R	Lower Byte Select[2]
$\overline{ADS}$L	$\overline{ADS}$R	Address Strobe Enable
$\overline{CNTEN}$L	$\overline{CNTEN}$R	Counter Enable
$\overline{CNTRST}$L	$\overline{CNTRST}$R	Counter Reset
$\overline{FT}$/PIPEL	$\overline{FT}$/PIPER	Flow-Through / Pipeline
VDD		Power (2.5V)
Vss		Ground (0V)

5640 tbl 01

NOTES:
1. A12 is a NC for IDT70T9349.
2. $\overline{LB}$ and $\overline{UB}$ are single buffered regardless of state of $\overline{FT}$/PIPE.
3. $\overline{CE}$o and CE1 are single buffered when $\overline{FT}$/PIPE = VIL,
   $\overline{CE}$o and CE1 are double buffered when $\overline{FT}$/PIPE = VIH,
   i.e. the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control[1,2,3]

$\overline{OE}$	CLK	$\overline{CE}0$[5]	CE1[5]	$\overline{UB}$[4]	$\overline{LB}$[4]	R/$\overline{W}$	Upper Byte I/O9-17	Lower Byte I/O0-8	MODE
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected–Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected–Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	L	H	L	DATAIN	High-Z	Write to Upper Byte Only
X	↑	L	H	H	L	L	High-Z	DATAIN	Write to Lower Byte Only
X	↑	L	H	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	↑	L	H	L	H	H	DATAOUT	High-Z	Read Upper Byte Only
L	↑	L	H	H	L	H	High-Z	DATAOUT	Read Lower Byte Only
L	↑	L	H	L	L	H	DATAOUT	DATAOUT	Read Both Bytes
H	X	L	H	X	X	X	High-Z	High-Z	Outputs Disabled

5640 tbl 02

NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. $\overline{ADS}$, $\overline{CNTEN}$, $\overline{CNTRST}$ = X.
3. $\overline{OE}$ is an asynchronous input signal.
4. $\overline{LB}$ and $\overline{UB}$ are single buffered regardless of state of $\overline{FT}$/PIPE.
5. $\overline{CE}$o and CE1 are single buffered when $\overline{FT}$/PIPE = VIL. $\overline{CE}$o and CE1 are double buffered when $\overline{FT}$/PIPE = VIH, i.e. the signals take two cycles to deselect.

Truth Table II—Address Counter Control[1,2]

External Address	Previous Internal Address	Internal Address Used	CLK	$\overline{\text{ADS}}$	$\overline{\text{CNTEN}}$	$\overline{\text{CNTRST}}$	I/O[3]	MODE
An	X	An	↑	L[4]	X	H	$D_{I/O}$ (n)	External Address Used
X	An	An + 1	↑	H	L[5]	H	$D_{I/O}$(n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	$D_{I/O}$(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	A0	↑	X	X	L[4]	$D_{I/O}$(0)	Counter Reset to Address 0

5640 tbl 03

NOTES:
1. "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
2. $\overline{CE}_0$, $\overline{LB}$, $\overline{UB}$, and $\overline{OE}$ = V_{IL}; CE_1 and R/$\overline{W}$ = V_{IH}.
3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. $\overline{ADS}$ and $\overline{CNTRST}$ are independent of all other signals including $\overline{CE}_0$, CE_1, $\overline{UB}$ and $\overline{LB}$.
5. The address counter advances if $\overline{CNTEN}$ = V_{IL} on the rising edge of CLK, regardless of all other signals including $\overline{CE}_0$, CE_1, $\overline{UB}$ and $\overline{LB}$.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature[1]	GND	V_{DD}
Commercial	0°C to +70°C	0V	2.5V $\pm$ 100mV
Industrial	-40°C to +85°C	0V	2.5V $\pm$ 100mV

5640 tbl 04

NOTES:
1. This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	2.4	2.5	2.6	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage	1.7	—	V_{DD}+0.3V[2]	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.7	V

5640 tbl 05

NOTES:
1. $V_{IL} \geq$ -1.5V for pulse width less than 10 ns.
2. V_{TERM} must not exceed V_{DD} +0.3V.

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial & Industrial	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	DC Output Current	50	mA

5640 tbl 06

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{DD} + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq$ 20mA for the period of $V_{TERM} \geq V_{DD}$ + 0.3V.

Capacitance[1]
(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions[2]	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	9	pF
C_{OUT}[3]	Output Capacitance	V_{OUT} = 3dV	10	pF

5640 tbl 07

NOTES:
1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C_{OUT} also references $C_{I/O}$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 2.5V ± 100mV)

Symbol	Parameter	Test Conditions	70T9359/49L Min.	70T9359/49L Max.	Unit
$|I_{LI}|$	Input Leakage Current[1]	V_{DD} = 2.6V, V_{IN} = 0V to V_{DD}	—	5	µA
$|I_{LO}|$	Output Leakage Current	$\overline{CE}$ = V_{IH} or $CE1$ = V_{IL}, V_{OUT} = 0V to V_{DD}	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = +2mA	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -2mA	2.0	—	V

5640 tbl 08

NOTE:
1. At $V_{DD} \leq 2.0V$ input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range[3] (V_{DD}= 2.5V ± 100mV)

Symbol	Parameter	Test Condition	Version	70T9359/49L7 Com'l Only Typ.[4]	70T9359/49L7 Com'l Only Max.	70T9359/49L9 Com'l & Ind Typ.[4]	70T9359/49L9 Com'l & Ind Max.	70T9359/49L12 Com'l Only Typ.[4]	70T9359/49L12 Com'l Only Max.	Unit
I_{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R$= V_{IL}, Outputs Disabled, f = f_{MAX}[1]	COM'L L	80	200	75	175	70	150	mA
			IND L	—	—	75	220	—	—	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ = $\overline{CE}_R$ = V_{IH} f = f_{MAX}[1]	COM'L L	20	60	20	50	20	40	mA
			IND L	—	—	20	70	—	—	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V_{IL} and $\overline{CE}$"B" = V_{IH}[5] Active Port Outputs Disabled, f=f_{MAX}[1]	COM'L L	50	115	47	100	45	85	mA
			IND L	—	—	47	190	—	—	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R$ >V_{DD} - 0.2V, $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0[2]	COM'L L	0.1	3.0	0.1	3.0	0.1	3.0	mA
			IND L	—	—	0.1	3.0	—	—	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}$"A" $\leq$ 0.2V and $\overline{CE}$"B" $\geq V_{DD}$ - 0.2V[5] $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V, Active Port, Outputs Disabled , f = f_{MAX}[1]	COM'L L	50	115	47	100	45	85	mA
			IND L	—	—	47	190	—	—	

5640 tbl 09

NOTES:
1. At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t_{CYC}, using "AC TEST CONDITIONS" at input levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. V_{DD} = 2.5V, T_A = 25°C for Typ, and are not production tested. I_{DD} $_{DC}$(f=0) = 75mA (Typ).
5. $\overline{CE}_X$ = V_{IL} means $\overline{CE}_{0X}$ = V_{IL} and CE_{1X} = V_{IH}
   $\overline{CE}_X$ = V_{IH} means $\overline{CE}_{0X}$ = V_{IH} or CE_{1X} = V_{IL}
   $\overline{CE}_X \leq$ 0.2V means $\overline{CE}_{0X} \leq$ 0.2V and $CE_{1X} \geq V_{DD}$ - 0.2V
   $\overline{CE}_X \geq V_{DD}$ - 0.2V means $\overline{CE}_{0X} \geq V_{DD}$ - 0.2V or $CE_{1X} \leq$ 0.2V
   "X" represents "L" for left port or "R" for right port.

AC Test Conditions

|	
Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	Figure 1 and 2

5640 tbl 10

Figure 1. AC Output Test load.
*(For t$_{CKLZ}$, t$_{CKHZ}$, t$_{OLZ}$, and t$_{OHZ}$).

Δ Capacitance (pF) from AC Test Load   5640 drw 05

Figure 2. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)[3] (V_{DD} = 2.5V ± 100mV, T_A = 0°C to +70°C)

Symbol	Parameter	70T9359/49L7 Com'l Only Min.	70T9359/49L7 Com'l Only Max.	70T9359/49L9 Com'l & Ind Min.	70T9359/49L9 Com'l & Ind Max.	70T9359/49L12 Com'l Only Min.	70T9359/49L12 Com'l Only Max.	Unit
t_{CYC1}	Clock Cycle Time (Flow-Through)[2]	22	—	25	—	30	—	ns
t_{CYC2}	Clock Cycle Time (Pipelined)[2]	12	—	15	—	20	—	ns
t_{CH1}	Clock High Time (Flow-Through)[2]	7.5	—	12	—	12	—	ns
t_{CL1}	Clock Low Time (Flow-Through)[2]	7.5	—	12	—	12	—	ns
t_{CH2}	Clock High Time (Pipelined)[2]	5	—	6	—	8	—	ns
t_{CL2}	Clock Low Time (Pipelined)[2]	5	—	6	—	8	—	ns
t_R	Clock Rise Time	—	3	—	3	—	3	ns
t_F	Clock Fall Time	—	3	—	3	—	3	ns
t_{SA}	Address Setup Time	4	—	4	—	4	—	ns
t_{HA}	Address Hold Time	0	—	1	—	1	—	ns
t_{SC}	Chip Enable Setup Time	4	—	4	—	4	—	ns
t_{HC}	Chip Enable Hold Time	0	—	1	—	1	—	ns
t_{SB}	Byte Enable Setup Time	4	—	4	—	4	—	ns
t_{HB}	Byte Enable Hold Time	0	—	1	—	1	—	ns
t_{SW}	R/$\overline{W}$ Setup Time	4	—	4	—	4	—	ns
t_{HW}	R/$\overline{W}$ Hold Time	0	—	1	—	1	—	ns
t_{SD}	Input Data Setup Time	4	—	4	—	4	—	ns
t_{HD}	Input Data Hold Time	0	—	1	—	1	—	ns
t_{SAD}	$\overline{ADS}$ Setup Time	4	—	4	—	4	—	ns
t_{HAD}	$\overline{ADS}$ Hold Time	0	—	1	—	1	—	ns
t_{SCN}	$\overline{CNTEN}$ Setup Time	4	—	4	—	4	—	ns
t_{HCN}	$\overline{CNTEN}$ Hold Time	0	—	1	—	1	—	ns
t_{SRST}	$\overline{CNTRST}$ Setup Time	4	—	4	—	4	—	ns
t_{HRST}	$\overline{CNTRST}$ Hold Time	0	—	1	—	1	—	ns
t_{OE}	Output Enable to Data Valid	—	7.5	—	9	—	12	ns
t_{OLZ}	Output Enable to Output Low-Z[1]	2	—	2	—	2	—	ns
t_{OHZ}	Output Enable to Output High-Z[1]	1	7	1	7	1	7	ns
t_{CD1}	Clock to Data Valid (Flow-Through)[2]	—	18	—	20	—	25	ns
t_{CD2}	Clock to Data Valid (Pipelined)[2]	—	7.5	—	9	—	12	ns
t_{DC}	Data Output Hold After Clock High	2	—	2	—	2	—	ns
t_{CKHZ}	Clock High to Output High-Z[1]	2	9	2	9	2	9	ns
t_{CKLZ}	Clock High to Output Low-Z[1]	2	—	2	—	2	—	ns
Port-to-Port Delay								
t_{CWDD}	Write Port Clock High to Read Data Delay	—	28	—	35	—	40	ns
t_{CCS}	Clock-to-Clock Setup Time	—	10	—	15	—	15	ns

5640 tbl 11

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
2. The Pipelined output parameters (t_{CYC2}, t_{CD2}) apply to either or both the Left and Right ports when $\overline{FT}$/PIPE = V_{IH}. Flow-through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{FT}$/PIPE = V_{IL} for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ($\overline{OE}$), $\overline{FT}$/PIPE$_R$, and $\overline{FT}$/PIPE$_L$.

Timing Waveform of Read Cycle for Flow-Through Output ($\overline{FT}$/PIPE"X" = V_{IL})[3,7]

5640 drw 06

Timing Waveform of Read Cycle for Pipelined Operation ($\overline{FT}$/PIPE"X" = V_{IH})[3,7]

5640 drw 07

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{OE}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. $\overline{ADS}$ = V_{IL}, $\overline{CNTEN}$ and $\overline{CNTRST}$ = V_{IH}.
4. The output is disabled (High-Impedance state) by $\overline{CE}_0$ = V_{IH}, CE_1 = V_{IL} following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. If $\overline{UB}$ or $\overline{LB}$ was HIGH, then the Upper Byte and/or Lower Byte of DATA$_{OUT}$ for Qn + 2 would be disabled (High-Impedance state).
7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read[1,2]

5640 drw 08

Timing Waveform with Port-to-Port Flow-Through Read[4,5,7]

5640 drw 09

NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70T9359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. $\overline{UB}$, $\overline{LB}$, $\overline{OE}$, and $\overline{ADS}$ = V_{IL}; CE1(B1), CE1(B2), R/$\overline{W}$, $\overline{CNTEN}$, and $\overline{CNTRST}$ = V_{IH}.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. $\overline{CE0}$, $\overline{UB}$, $\overline{LB}$, and $\overline{ADS}$ = V_{IL}; CE1, $\overline{CNTEN}$, and $\overline{CNTRST}$ = V_{IH}.
5. $\overline{OE}$ = V_{IL} for the Right Port, which is being read from. $\overline{OE}$ = V_{IH} for the Left Port, which is being written to.
6. If t_{CCS} ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t_{CWDD}.
   If t_{CCS} > maximum specified, then data from right port READ is not valid until t_{CCS} + t_{CD1}. t_{CWDD} does not apply in this case.
7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE}$ = V_{IL})[3]

5640 drw 10

## Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE}$ Controlled)[3]



5640 drw 11

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. $\overline{CE}_0$, $\overline{UB}$, $\overline{LB}$, and $\overline{ADS}$ = V_{IL}; CE_1, $\overline{CNTEN}$, and $\overline{CNTRST}$ = V_{IH}. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE}$ = V$_{IL}$)[3]

5640 drw 12

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE}$ Controlled)[3]

5640 drw 13

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. $\overline{CE0}$, $\overline{UB}$, $\overline{LB}$, and $\overline{ADS}$ = V$_{IL}$; CE1, $\overline{CNTEN}$, and $\overline{CNTRST}$ = V$_{IH}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $\overline{ADS}$ = V$_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance[1]

5640 drw 14

Timing Waveform of Flow-Through Read with Address Counter Advance[1]

5640 drw 15

NOTES:
1. $\overline{CE}_0$, $\overline{OE}$, $\overline{UB}$, and $\overline{LB}$ = V_{IL}; CE_1, R/$\overline{W}$, and $\overline{CNTRST}$ = V_{IH}.
2. If there is no address change via $\overline{ADS}$ = V_{IL} (loading a new address) or $\overline{CNTEN}$ = V_{IL} (advancing the address), i.e. $\overline{ADS}$ = V_{IH} and $\overline{CNTEN}$ = V_{IH}, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)[1]

5640 drw 16

Timing Waveform of Counter Reset (Pipelined Outputs)[2]

5640 drw 17

NOTES:
1. $\overline{CE0}$, $\overline{UB}$, $\overline{LB}$, and R/$\overline{W}$ = V_{IL}; CE1 and $\overline{CNTRST}$ = V_{IH}.
2. $\overline{CE0}$, $\overline{UB}$, $\overline{LB}$ = V_{IL}; CE1 = V_{IH}.
3. The "Internal Address" is equal to the "External Address" when $\overline{ADS}$ = V_{IL} and equals the counter output when $\overline{ADS}$ = V_{IH}.
4. Addresses do not have to be accessed sequentially since $\overline{ADS}$ = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDR0 will be accessed. Extra cycles are shown here simply for clarification.
7. $\overline{CNTEN}$ = V_{IL} advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
   The 'An +1' Address is written to during this cycle.

Functional Description

The IDT70T9359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

$\overline{CE}_0$ = V_{IL} and CE_1 = V_{IH} for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T9359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}_0$ = V_{IL} and CE_1 = V_{IH} to re-activate the outputs.

Depth and Width Expansion

The IDT70T9359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T9359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.


5640 drw 18

Figure 4. Depth and Width Expansion with IDT70T9359/49

NOTE:
1. A_{13} is for IDT70T9359, A_{12} is for IDT70T9349.

Ordering Information

```
 XXXXX      A       99       A        A
Device    Power   Speed   Package   Process/
 Type                               Temperature
                                      Range
```

Blank	Commercial (0°C to +70°C)	
I[1]	Industrial (-40°C to +85°C)	

PF	100-pin TQFP (PN100-1)
BF	100-pin fpBGA (BF100)

7	Commercial Only
9	Commercial & Industrial } Speed in nanoseconds
12	Commercial Only

L	Low Power

70T9359	144K (8K x 18) 2.5V Synchronous Dual-Port RAM
70T9349	72K (4K x 18) 2.5V Synchronous Dual-Port RAM

5640 drw 19

NOTE:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

Datasheet Document History

07/08/02:	Initial Public Release
01/29/09:	Page 16 Removed "IDT" from orderable part number
04/26/09:	PDN-F-09-01 issued. See IDT.com for PDN specifics
02/24/14:	70T9359_49 Datasheet changed to Obsolete Status