Description

The 8V19N474 is a fully integrated FemtoClock NG Jitter Attenuator and Clock Synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of 10/40/100/400 Gigabit-Ethernet line cards. The device delivers excellent phase noise performance as required to drive physical layer devices, and provides the clean clock frequencies (e.g., 625MHz, 500MHz, 312.5MHz, 250MHz, 156.25MHz, and 125MHz).

A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency. This PLL has a VCO circuit at 2500MHz.

The 8V19N474 generates the output clock signals from the VCO by frequency division. Five independent frequency dividers are available: four support integer-divider ratios and one integer as well as fractional-divider ratios. Delay circuits can be used for achieving alignment and controlled phase delay between clock signals. The two redundant inputs are monitored for activity.

Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for additional flexibility. The 8V19N474 is configured through an SPI interface and reports lock and signal loss status in internal registers and via a lock detect (LOCK) output. Internal status bit changes can also be reported via the nINT output. The device is ideal for driving converter circuits in wireless infrastructure, radar/imaging, and instrumentation/medical applications. The device is a member of the high-performance clock family from IDT.

Typical Applications


- Low-phase noise clock generation
- 10/40/100 Gigabit-Ethernet line cards
- Wireless infrastructure
- Reference clock for ADC and DAC circuits
- Radar and imaging
- Instrumentation and medical

Features

- High-performance clock RF-PLL
 - Optimized for low phase noise: -153dBc/Hz (1MHz offset; 156.25MHz clock)
 - Integrated phase noise (12kHz-20MHz) of 75fs RMS typical
- Dual-PLL architecture
 - 1st-PLL stage with external VCXO for clock jitter attenuation
 - 2nd-PLL stage with internal FemtoClock NG PLL at 2500MHz
- 6 output banks with a total of 12 outputs, organized in:
 - Two clock banks with one integer frequency divider and three differential outputs
 - Two clock banks with one integer frequency divider and two differential outputs
 - One clock bank with one fractional output divider and one differential output
 - One VCXO-PLL output bank with one selectable LVDS/two LVCMOS outputs
- Four output banks contain a phase delay circuit with steps of the VCO clock period (400ps)
- Supported clock output frequencies include:
 - From the integer dividers: 2500MHz, 1250MHz, 625MHz, 500MHz, 312.5MHz, 250MHz, 156.25MHz, and 125MHz
 From the fractional divider 20, 2001000
 - From the fractional divider: 80–300MHz
- Low-power LVPECL/LVDS outputs support configurable signal amplitude, DC and AC coupling and LVPECL, LVDS line terminations techniques
- Redundant input clock architecture
 - Two inputs
 - Individual input signal monitor
 - Digital holdover
 - Manual and automatic clock selection
 - Hitless switching
 - Status monitoring and fault reporting
 - Input signal status
 - Holdover and reference loss status
 - Lock status with one status pin
 - Maskable status interrupt pin
- Voltage supply:
 - Device core supply voltage: 3.3V
 - Output supply voltage: 3.3V, 2.5V, or 1.8V
 - SPI control I/O voltage: 1.8V or 3.3V (selectable), 3.3V tolerant inputs when set to 1.8V
- Package: 8 × 8 mm 81-FPBGA, RoHS 6/6
- Temperature range: -40°C to +85°C


Block Diagram

Figure 1. Block Diagram



Pin Assignments

Figure 2. Ball Map for 8 × 8 mm 81-FPBGA Package Body (Bottom View)



Pin Descriptions

Table 1. Pin Descriptions

Ball	Name	Тур	e ^[a]	Description
D6	CLK_0		PD	Device clock 0 inverting and non-inverting differential clock input. Inverting input is
E6	nCLK_0	Input	PD/PU	biased to $V_{DD_V}/2$ by default when left floating. Compatible with LVPECL, LVDS, and LVCMOS signals.
D5	CLK_1		PD	Device clock 1 inverting and non-inverting differential clock input. Inverting input is
E5	nCLK_1	Input	PD/PU	biased to $V_{DD_V}/2$ by default when left floating. Compatible with LVPECL, LVDS, and LVCMOS signals.
B3	EXT_SEL	Input	PD	Clock reference select. 1.8V interface levels with hysteresis and 3.3V tolerance
D9, D8	QCLK_A0, nQCLK_A0	Output		Differential clock output A0 (Channel A). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKA supply voltage.
C9, C8	QCLK_A1, nQCLK_A1	Output		Differential clock output A1 (Channel A). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKA supply voltage.
A9, B9	QCLK_A2, nQCLK_A2	Output		Differential clock output A2 (Channel A). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKA supply voltage.
J9, H9	QCLK_B0, nQCLK_B0	Output		Differential clock output B0 (Channel B). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKB supply voltage.
G9, G8	QCLK_B1, nQCLK_B1	Output		Differential clock output B1 (Channel B). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKB supply voltage.
F9, F8	QCLK_B2, nQCLK_B2	Output		Differential clock output B2 (Channel B). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKB supply voltage.
J1, J2	QCLK_C0, nQCLK_C0	Output		Differential clock output C0 (Channel C). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKC supply voltage.
H1, H2	QCLK_C1, nQCLK_C1	Output		Differential clock output C1 (Channel C). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKC supply voltage.
A1, A2	QCLK_D0, nQCLK_D0	Output		Differential clock output D0 (Channel D). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKD supply voltage.
B1, B2	QCLK_D1, nQCLK_D1	Output		Differential clock output D1 (Channel D). Configurable LVPECL/LVDS style and amplitude. Output levels are determined by the VDDO_QCLKD supply voltage.
E1, E2	QCLK_E, nQCLK_E	Output		Differential clock output E (Channel E). Configurable LVPECL/LVDS style and amplitude. Output is supplied by 3.3V (VDD_QCLKE).
A4, B4	QCLK_V, nQCLK_V	Output		Differential VCXO-PLL clock outputs. Selectable LVPECL/LVDS/(2x LVCMOS 1.8V) style.
C4	nINT	Output		Status output pin for signaling internal changed conditions. Selectable 1.8V/3.3V LVCMOS/LVTTL interface levels.
E3	LOCK	Output		PLL lock detect status output for both PLLs. Selectable 1.8V/3.3V LVCMOS/LVTTL interface levels.

Table 1. Pin Descriptions (Cont.)

Ball	Name	Тур	e ^[a]	Description
C5	SDA/MOSI	Input/ Output	_	 Serial Control Port I²C data I/O / SPI-4 wire Data Input / SPI-3 wire Data I/O. <i>When SPI input (MOSI)</i>: 1.8V interface levels with hysteresis and 3.3V tolerance. <i>When SPI-3-wire output (SDA)</i>: Selectable 1.8V/3.3V output levels. <i>When I²C output (SDA)</i>: Open collector: Use an external pull-up resistor to the selected serial interface supply voltage.
C6	ADR1/MISO	Input/ Output	PD	 Serial Control Port I²C Address Bit 1/SPI Data Output. When input (ADR1): 1.8V interface levels with hysteresis and 3.3V tolerance. When SPI output (MISO): Selectable 1.8V/3.3V output levels.
D4	SCL/SCLK	Input	_	 Serial Control Port I²C Clock Input / SPI Clock Input. 1.8V interface levels with hysteresis and 3.3V tolerance. <i>When I²C (SCL):</i> Use an external pull-up resistor to the selected serial interface supply voltage.
C3	ADR0/nCS	Input	_	Serial Control Port/I ² C Address Bit 0/SPI Chip Select Input. 1.8V interface levels with hysteresis and 3.3V tolerance.
D3	nl2C/SPI	Input	PD	Serial Interface I ² C/SPI Select. 1.8V interface levels with hysteresis and 3.3V tolerance.
H6	CR	Analog		Internal VCO regulator bypass capacitor. Use a $4.7\mu F$ capacitor between the CR and the VDD_LCF terminals.
H5	DNU			Do not use.
A7	LFV	Output		VCXO-PLL charge pump output. Connect to the loop filter for the external VCXO.
B6	OSC	Input	PD	VCXO non-inverting and inverting differential clock input. Compatible with LVPECL,
B5	nOSC	Input	PD/PU	LVDS and LVCMOS signals.
J6	LFF	Output		Loop filter/charge pump output for the FemtoClock NG PLL. Connect to the external loop filter.
J5	LFFR	Analog		Ground return path pin for the VCO loop filter.
B7	RES_CAL	Analog		Connect a 2.8k Ω (1%) resistor to GND for output current calibration.
C7, D2, D7, E7, E8, E9, F1, F2, F3, F4, F5, F6, F7, G3, H3, H7, J3	GND	Power		Ground supply voltage (GND) and ground return path. Connect to board GND (0V).
G4	DNU			Do not use.
G5	DNU			Do not use.
G6	CBIAS	Analog		Internal bias circuit for VCO. Connect a 4.7µF capacitor to GND.
G7	CLDO	Analog		Internal LDO bypass for VCO. Connect a 10µF capacitor to GND.
A8	VDDO_QCLKA	Power		Positive supply voltage (3.3V, 2.5V, or 1.8V) for the QCLK_A[2:0] outputs.

Table 1. Pin Descriptions (Cont.)

Ball	Name	Type ^[a]	Description
B8	VDD_QCLKA	Power	Positive supply voltage (3.3V) for channel A.
J8	VDDO_QCLKB	Power	Positive supply voltage (3.3V, 2.5V or 1.8V) for the QCLK_B[2:0] outputs.
H8	VDD_QCLKB	Power	Positive supply voltage (3.3V) for channel B.
G1	VDDO_QCLKC	Power	Positive supply voltage (3.3V, 2.5V, or 1.8V) for the QCLK_C[1:0] outputs.
G2	VDD_QCLKC	Power	Positive supply voltage (3.3V) for channel C.
C1	VDDO_QCLKD	Power	Positive supply voltage (3.3V, 2.5V, or 1.8V) for the QCLK_D[1:0] outputs.
C2	VDD_QCLKD	Power	Positive supply voltage (3.3V) for channel D.
D1	VDD_QCLKE	Power	Positive supply voltage (3.3V) for the QCLK_E output and channel.
A3	VDD_SPI	Power	Positive supply voltage (3.3V) for the SPI interface.
E4	VDD_INP	Power	Positive supply voltage (3.3V) for the differential inputs (CLK[1:0]).
H4	VDD_LCV	Power	Positive supply voltage (3.3V) for the VCXO-PLL.
J4	VDD_LCF	Power	Positive supply voltage (3.3V) for the internal oscillator of the FemtoClock NG PLL.
A6	VDD_CPV	Power	Positive supply voltage (3.3V) for internal VCXO_PLL circuits.
J7	VDD_CPF	Power	Positive supply voltage (3.3V) for internal FemtoClock NG circuits.
A5	VDD_OSC	Power	Positive supply voltage (3.3V) for the VCXO input.

[a] PU (pull-up) and PD (pull-down) indicate internal input resistors (for values, see Figure 38).

Principles of Operation

Overview

The 8V19N474 generates low-phase noise, synchronized clock output signals locked to an input reference frequency. The device contains two PLLs with configurable frequency dividers. The first PLL (VCXO-PLL, suffix V) uses an external VCXO as the oscillator and provides jitter attenuation. The external loop filter is used to set the VCXO-PLL bandwidth frequency in conjunction with internal parameters. The second, low-phase noise PLL (FemtoClock NG, suffix F) multiplies the VCXO-PLL frequency to the VCO frequency of 2500MHz. The FemtoClock NG PLL is completely internal and provides a central reference timing reference point for all output signals. From this point, fully synchronous dividers generate the output frequencies.

The device has five output channels (A to E): four channel with one integer output divider (A to D) and one channel with a fractional output divider (E). The clock outputs are configurable with support for LVPECL, LVDS formats, and a variable output amplitude. In channels A to D, the clock phase can be adjusted in phase. Individual outputs, channels and unused circuit blocks support powered-down states for operation at reduced power consumption. The register map, accessible through a selectable 3/4-wire SPI or I²C interface with read-back capability controls the main device settings and delivers device status information. For redundancy purpose, there are two selectable reference frequency inputs and a configurable switch logic with manual, auto-selection, and holdover support.

Phase-Locked Loop Operation

Frequency Generation

The 8V19N474 supports four operation modes: Dual-PLL and VCXO-PLL with jitter attenuation, frequency synthesis, and the buffer/divider mode. Frequencies higher than the input frequency can be generated by the device by utilizing one or both PLLs. Using the PLL(s) require(s) the user to set the frequency dividers to match input, VCXO and VCO frequency and to achieve frequency and phase lock on the used PLLs. The frequency of the external VCXO is chosen by the user. The internal VCO frequency range is 2400–2500MHz. Table 2 displays the available frequency dividers for each of the four modes. Table 4 and Table 5 show example divider configurations.

The four operation modes are summarized as follows:

- Dual-PLL Jitter Attenuation Mode Input clock jitter is attenuated by the VCXO-PLL (1st stage PLL). The 2nd stage PLL (FemtoClock NG) is locked to the 1st stage PLL and synthesizes a frequency in the range of 2400–2500MHz. Output dividers scale the frequency down to the target frequency. Dividers P_V, M_V, P_F, M_F, N_x and (optionally) N_E require a user configuration. This is the device's main operation mode with the highest flexibility in frequency generation. The best phase noise is achieved with internal frequency doubler turned on.
- VCXO-PLL Jitter Attenuation Mode Input clock jitter is attenuated by the VCXO-PLL (1st stage PLL). The VCXO-output signal is divided by the output dividers to the target frequency. Dividers P_V, M_V, and N_X require a user configuration. The VCXO sets the highest frequency the device can achieve. The output phase noise is equivalent to the phase noise of the VCXO scaled by the output divider.
- Frequency Synthesis Mode The 1st stage PLL is bypassed. The 2nd stage PLL (FemtoClock NG) is directly locked to the input source and synthesizes a frequency in the range of 2400–2500MHz. Output dividers scale the frequency down to the target frequency. Dividers P_V, P_F, M_F, N_x and (optionally) N_F require a user configuration. This mode is recommend for applications with a low-jitter input source.
- Divider/Buffer Mode Both PLLs are bypassed. Output dividers scale the input frequency to the target frequency. Dividers P_V and N_x require a user configuration. In this mode, the PLL frequency specifications do not apply.

Table 2. PLL Divider Values

		Opera		ation	
		Jitter Atten	uation	Frequency Synthesis	Divider/Buffer
Divider	Range	Dual-PLL (BYPV=0, SRC=0)	VCXO-PLL (BYPV =0, SRC=1)	VCXO-PLL Bypassed (BYPV = 1, SRC=0)	Both PLLs Bypassed (BYPV=1, SRC=1)
VCXO-PLL Pre-Divider P _V	÷1÷32767: (15 bit)	Input clock fr	equency		
VCXO-PLL Feedback Divider M _V	÷1÷32767: (15 bit)	$f_{CLK} = \frac{f_{VCXO}}{M_V} \times P_V$		No external VCXO required	
FemtoClock NG Pre-Divider P _F	÷1÷63: (6 bit)	VCXO frequency:		Input clock frequency:	
FemtoClock NG Feedback Dividers M _F	÷8÷511 (9 bit)	$f_{VCXO} = f_{OVC} \times \frac{P_F}{M_F}$ $f_{VCO}[a]$ $P_F[b]$	_	$f_{CLO} = f_{VCO} \times \frac{P_F}{M_F}$ $f_{VCO}[a]$ $P_F^{[b]}$	Output frequency $f_{OUT} = \frac{f_{CLK}}{N_X \times P_V}$
Output Divider N <i>x</i> (<i>x</i> = A–D)	÷1÷160 (Integer) ^[c]	Output frequency $f_{\rm OUT} = \frac{f_{\rm VCO}}{N_{\rm X}} \label{eq:fourier}$	Output frequency $f_{OUT} = \frac{f_{VCXO}}{N_X}$	Output frequency $f_{OUT} = \frac{f_{VCO}}{N_X}$	NXXTV
Output Divider N <i>E</i>	Fractional Divider ^[d] : N _{INT} : 42 ⁴ -1 (Integer part) N _{FRAC} : 12 ²⁴ -1 (Fractional part)	Output frequency $f_{OUT} = \frac{f_{VCO}}{N_E}$ $N_E = 2 \times \left(N_{INT} + \frac{N_{FRAC}}{2^{24}}\right)$		_	

[a] f_{VCO} = 2400–2500MHz.

[b] Set P_F to 0.5 in the equation if the frequency doubler is engaged (FDF = 1).

[c] For a list of supported integer output dividers Nx see Table 30

[d] Greatest NE fractional divider is $2 \times (14 + [2^{24}-1]/2^{24}) \approx 29.99999988$

VCXO-PLL

The prescaler P_V and the VCXO-PLLs feedback divider M_V require configuration to match the input frequency to the VCXO-frequency. With a divider value range of 15 bit the dividers M_V and P_V, the device support is very flexible and supports a wide range of input and VCXO-frequencies. In addition, the range of available input and feedback dividers allows to adjust the phase detector frequency independent of the used input and VCXO frequencies as shown in Table 4 and Table 5. The VCXO-PLL charge pump current is controllable via internal registers and can be set in 50µA steps from 50µA to 1.6mA. The VCXO-PLL can be bypassed (BYPV): when in bypass, the FemtoClock NG PLL locks to the pre-divided input frequency.

Input Frequency	VCXO-PLL Di	f _{PFD}	
Input Frequency (MHz)	PV	MV	(MHz)
	1	1	25
25	4	4	6.25
23	16	16	1.5625
	64	64	0.390625
19.44	486	3125	0.04

Table 3. Example Configurations for f_{VCXO} = 25MHz

Table 4. Example Configurations for f_{VCXO} = 125MHz

Input Frequency	VCXO-PLL Di	farra	
(MHz)	PV	MV	f _{PFD} (MHz)
	1	1	125
125	5	5	25
125	25	25	5
	125	125	1
	5	4	31.25
156.25	50	40	3.125
	500	400	0.3125

Table 5. Example Configurations for f_{VCXO} = 156.25MHz

Input Frequency	VCXO- PLL Di	f	
(MHz)	PV	MV	f _{PFD} (MHz)
19.44	1944	15625	0.01
	4	25	6.25
25	40	250	0.625
	400	2500	0.0625
	4	5	31.25
125	40	50	3.125
	400	500	0.3125

Input Frequency	VCXO- PLL Di	farra	
Input Frequency (MHz)	PV	MV	f _{PFD} (MHz)
	1	1	156.25
156.25	10	10	15.625
	100	100	1.5625

Table 5. Example Configurations for f_{VCXO} = 156.25MHz (Cont.)

Table 6. VCXO-PLL Bypass Settings

BYPV	Operation
0	VCXO-PLL operation.
1	VCXO-PLL bypassed and disabled. The reference clock for the FemtoClock NG PLL is the selected input clock. The input clock selection must be set to manual by the user. Clock switching and holdover are not defined. Device synthesizes an output frequency but will not attenuate input jitter. No external VCXO component and loop filter required.

FemtoClock NG PLL

The FemtoClock NG PLL is the second stage PLL and locks to the output signal of the VCXO-PLL (BYPV=0). It requires configuration of the frequency doubler FDF or the pre-divider PF and the feedback divider MF to match the VCXO-PLL frequency to the VCO frequency of 2500MHz. Best phase noise is typically achieved by engaging the internal frequency doubler (FDF= 1, x2). If engaged, the signal from the first PLL stage is doubled in frequency, increasing the phase detector frequency of the FemtoClock NG PLL. Enabling the frequency doubler disables the frequency pre-divider PF. If the frequency doubler is not used (FDF = 0), the PF pre-divider has to be configured. Typically PF is set to \div 1 to keep the phase detector frequency as high as possible. Set PF to other divider values to achieve specific frequency ratios between first and second PLL stage. This PLL is internally configured to high-bandwidth.

Table 7. Frequency Doubler

FDF	Operation
0	Frequency doubler off. PF divides clock signal from VCXO-PLL or input (in bypass)
1	Frequency doubler on (x2). Signal from VCXO-PLL or input (in bypass) is doubled in frequency. PF divider has no effect.

Table 8. Example PLL Configurations

	FemtoClock NG Divider Settings for VCO			
VCXO-Frequency		2500MHz		
(MHz)	FDF	PF	MF	
25	x2	-	50	
125	x2	-	10	
125	-	1	20	
156.25	x2	-	8	
130.23	_	1	16	

Channel Frequency Divider

The 8V19N474 supports five independent output channels, A to E. The channels A to D have one configurable integer frequency divider Nx (x = A to D) that divides the VCO frequency to the desired output frequency with very low phase noise. The integer divider values can be selected from the range of \div 1 to \div 160 as shown in Table 9. Channel E supports fractional divider ratios and is listed in Table 10).

Table 9.	Integer Frequency	/ Divider Settings
----------	-------------------	--------------------

	Output Clock Frequency (MHz) for VCO (MHz)
Channel Divider N <i>x</i> ^[a]	2500
÷1	2500
÷2	1250
÷3	833.333
÷4	625
÷5	500
÷8	312.5
÷10	250
÷16	156.25
÷20	125
÷30	83.333
÷32	78.125
÷40	62.5
÷50	50
÷60	41.667
÷64	39.0625
÷80	31.25
÷100	25
÷120	20.833
÷128	19.53125
÷160	15.625

[a] x = A–D

Table 10. Typical Fractional Frequency Divider Settings

Channel Divider NE ^[a]	Output Clock Frequency (MHz) for VCO = 2500MHz
15.51	161.1328125
18.75	133.333

[a] Greatest N*E* fractional divider is $2 \times (14 + [2^{24}-1] / 2^{24}) \approx 29.99999988$

Table 11. PLL Feedback Path Settings

SRC	Operation
0	The output divider input signal is the FemtoClock NG PLL.
1	The output divider input signal is the VCXO-PLL output signal. FemtoClock NG PLL is bypassed.

Redundant Inputs

The two inputs are compatible with LVDS, LVPECL signal formats and also support single-ended signals (LVCMOS, see Applications Information for applicable input interface circuits).

Definitions


- Primary clock The CLK_n input selected by the selection logic.
- Secondary clock The CLK_n input not selected by the selection logic.
- PLL reference clock The CLK_n input selected as the PLL reference signal by the selection logic. In automatic switching mode, the selection can be overwritten by a state machine.

Monitoring

Loss of Input Signal (LOS)

In operation, a clock input is declared invalid (LOS) with the corresponding ST_CLK_*n* and LS_CLK_*n* indicator bits set after a specified number of consecutive clock edges. If differential input signals are applied, the input will also detect an LOS condition in case of a zero differential input voltage. The device supports LOS detect circuits, one for each input. The signal detect circuits compare the signals at the CLK_0 and CLK_1 inputs to internally frequency-divided signals from the VCXO-PLL (for information, see Figure 3). The loss-of-signal fault condition is declared upon three or more missing clock input edges. LOS requires configuration of the N_MON[4:0] frequency divider setting to individually match the input frequencies CLK_*n* to the VCXO frequency: $f_{VCXO} \div N_MON[4:0] = f_{CLK_n}$. For example, if one of the input frequencies is 25MHz and a 125MHz VCXO is used, set N_MON[4:0] =÷5 (for configuration information, see Table 28). Then, LOS is declared after three consecutive missing clock edges. LOS is signaled through the ST_CLK_*n* (momentary) and LS_CLK_*n* (sticky, resettable) status bits and can reported as an interrupt signal on the nINT output. The LOS circuit requires the jitter attenuation mode of device (BYPV=0). LOS does not detect frequency errors.

Figure 3. LOS Detect Circuit



Input Re-Validation

A clock input is declared valid and the corresponding LOS bit is reset after the clock input signal returned for user-configurable number of consecutive input periods. This re-validation of the selected input clock is controlled by the CNTV setting (verification pulse counter).

Clock Selection

The 8V19N474 supports five input selection modes: manual with and without holdover, short-term holdover, and two automatic switch modes.

Table 12. Clock Selection Settings

	Mode	e		Flags					
nHO_EN	nMA1	nMA0	Name	Description	ST_CLKn	nST_HOLD	ST_SEL	ST_REF	Application
				Input selection follows user-configuration of the EXT_ selection is <i>never</i> changed by the internal state mach		or INT_SEL	register bit as	s set by nEXT	_INT. Input
			Manual	LOS on the primary reference clock: Active reference stays selected and the PLLs may stall. Device will not go into holdover.		1	Selected input	0[a]	
0	х	x	Holdover Control (default)	<u>Manual change of the reference clock:</u> The device will go into holdover and the hold-off down-counter (CNTH) starts. The device initiates a clock switch after expiration of the hold-off counter. Duration of holdover is set by CNTH × CNTR / f_{VCXO} . Holdover is terminated even if the secondary clock input is bad (LOS). See "Manual Holdover Control (nHO_EN = 0)"	LOS status	О[р]	Selected input ^[c]	LOS status of <i>selected</i> input	Startup and external selection control with holdover
				Input selection follows user-configuration of the EXT_ selection is <i>never</i> changed by the internal state machine	•	or INT_SEL	register bit as	s set by nEXT	_INT. Input
1	0	0	Manual Control	LOS on the primary reference clock: Active reference stays selected and the PLLs may stall. Device will not go into holdover.	LOS	1	Selected input	0	External
			Manual change of the reference clock: The device will not go into holdover and will attempt to lock to the newly selected reference.	status	1	Selected input	Actual LOS status of selected input	selection control	
				Input selection follows LOS status. A failing input cloc clock has an LOS event, the device will immediately in				clock input. If	the selected
1	0	1	Automatic	LOS on the primary reference clock: The device will switch to the secondary clock without holdover. Input selection is determined by a state machine and may differ from the user's clock selection No valid clock scenario: If no valid input clocks exist, the device will not attempt to switch and will not enter the holdover state. The PLL is not locked. Re-validation of all input clocks will result in the PLL to attempt to lock on that input clock. See "Revertive Switching".	LOS status	1	Selected input determined by state machine	Actual LOS status of selected input determined by state machine	Multiple inputs with qualified clock signals
				Manual change of the reference clock: The device will switch to the newly selected clock without holdover. If the newly selected clock is not valid, the PLL may stall.		1	Selected Input	Actual LOS status of selected input	

Table 12.	Clock	Selection	Settings	(Cont.)
-----------	-------	-----------	----------	---------

	Mode	e		Flags					
nH0_EN	nMA1	nMA0	Name	Description	ST_CLKn	nST_HOLD	ST_SEL	ST_REF	Application
				Input selection follows user-configuration of EXT_SEL never changed by the internal state machine.	pin or IN	NT_SEL reg	ister bit as se	t by nEXT_IN	Γ. Selection is
1	1	0	Short-term Holdover	LOS on the primary reference clock: A failing reference clock will cause an LOS event. If the selected reference fails, the device will enter holdover <i>immediately</i> . Re-validation of the selected input clock is controlled by the CNTV setting. A successful re-validation will result in the PLL to re-lock on that input clock.	LOS status	0 For holdover duration	Selected Input	LOS status for duration of LOS until revalidation	Use if a single reference is occasionally
				Manual change of the reference clock: The device will switch to the newly selected clock without holdover. If the newly selected clock is not valid, the PLL may stall.		1	Selected Input	Actual LOS status of selected input	interrupted
				Input selection follows LOS status. A failing input cloc clock has an LOS event, the device will go into holdow					
1	1	1	Automatic with Holdover	<u>LOS on the primary reference clock</u> or Manual change of the reference clock: The device will go into holdover and the hold-off down-counter (CNTH) starts. The device initiates a clock failover switch to a valid secondary clock input <i>after</i> expiration of the hold-off counter. Duration of holdover is set by CNTH*CNTR / f_{VCXO} . The holdover is terminated prior to the hold-off count-down if the primary clock revalidates or is terminated by a manual change of the reference clock. See "Automatic with Holdover (nHO_EN = 1, nM/A[1:0] = 11)" and See "Revertive Switching" No valid clock scenario: The device remains in holdover if the secondary input clock is invalid.	LOS status	0 For holdover duration	Selected input determined by state machine	Actual LOS status of selected input	Multiple inputs

[a] For the duration of an invalid input signal (LOS)

[b] For the duration of holdover.

[c] Delayed by holdover period.

Holdover

In holdover state, the output frequency and phase is derived from an internal, digital value based on previous frequency and phase information. Holdover characteristics are defined in Table 45.

Manual Holdover Control (nHO_EN = 0)

This is the default switching mode of the device. The switch control is manual: the EXT_SEL pin or the INT_SEL bit as set by nEXT_INT determines the selected reference clock input. If the selection is changed by the user, the device will enter holdover until the CNTH[7:0] counter expires. Then, the new reference is selected (input switch). Application for this mode is startup and external selection control.

- ST_REF: status of selected reference clock
- ST_CLK_n will both reflect the status of the corresponding input
- ST_SEL: the new selection
- nST_HOLD = 0 for the duration of holdover

Automatic with Holdover (nHO_EN = 1, nM/A[1:0] = 11)

If an LOS event is detected on the active reference clock:

- Holdover begins immediately
- Corresponding ST_REF and LS_REF go low immediately
- Hold-off countdown begins immediately.

During this time, both input clocks continue to be monitored and their respective ST_CLK and LS_CLK flags are active. LOS events will be indicated on ST_CLK and LS_CLK when they occur.

If the active reference clock resumes and is validated during the hold-off countdown:

- Its ST_CLK status flag will return high and the LS_CLK is available to be cleared by an SPI write of 1 to that register bit
- No transitions will occur of the active REF clock; ST_SEL does not change
- Revertive bit has no effect during this time (whether 0 or 1)

When the hold-off countdown reaches zero:

- If the active reference has resumed and has been validated during the countdown, it will maintain being the active reference clock
 - ST_SEL does not change
 - ST_REF returns to 1
 - LS_REF can be cleared by an SPI write of 1 to that register
 - Holdover turns off and the VCXO-PLL attempts to lock to the active reference clock
- If the active reference has not resumed but the other clock input CLK_n is validated, then
 - ST_SEL changes to the new active reference
 - ST_REF returns to 1
 - LS_REF can be cleared by an SPI write of 1 to that register
 - Holdover turns off
- If there is no validated CLK:
 - ST_SEL does not change
 - ST_REF remains low
 - LS_REF cannot be cleared by an SPI write of 1 to that register
 - Holdover remains active

Revertive capability returns if REVS = 1.

Hold-off Counter

A configurable down-counter applicable to the "Automatic with holdover" and "manual with holdover" selection modes. The purpose of this counter is a deferred, user-configurable input switch. The counter expires when a zero-transition occurs; this triggers a new reference clock selection. The counter is clocked by the frequency-divided VCXO-PLL signal. The CNTR setting determines the hold-off counter frequency divider and the CNTH setting the start value of the hold-off counter. For example, set CNTR to a value of \div 131072 to achieve 953.67Hz (or a period of 1.048ms at f_{VCXO}=125.0MHz): the 8-bit CNTH counter is clocked by 953.67Hz and the user-configurable hold-off period range is 0ms (CNTR = 0x00) to 267ms (CNTR = 0xFF). After the counter expires, it reloads automatically from the CNTH SPI register. After the LOS latched status bit (LS_CLK_n) for the corresponding input CLK_n has been cleared by the user, the input is enabled for generating a new LOS event.

The CNTR counter is only clocked if the device is configured in the clock selection mode, "Automatic with holdover," *AND* the *selected* reference clock experiences an LOS event or in the "manual with holdover" mode with manual switching. Otherwise, the counter is automatically disabled (not clocked).

Revertive Switching

Revertive switching is only applicable to the two automatic switch modes discussed in Table 12:

- Revertive switching enabled Re-validation of any non-selected input clock(s) will cause a new input selection according to the user-preset input priorities (revertive switch). An input switch is only done if the re-validated input has a higher priority than the currently selected reference clock.
- Revertive switching disabled Re-validation of a non-selected input clock has no impact on the clock selection. Default setting is revertive switching disabled.

VCXO-PLL Lock Detect (LOLV)

The VCXO-PLL lock detect circuit uses the signal phase difference at the phase detector as loss-of-lock criteria. Loss-of-lock is reported if the actual phase difference is larger than a configurable phase detector window set by the LOCK_TH[14:0] configuration bits. A loss-of-lock state is reported through the nST_LOLV and nLS_LOLV status bits (see Table 16); it can also be reported as a hardware signal on the LOCK output as well as an interrupt signal on the nINT output. The VCXO-PLL lock detect function requires to set FVCV = 0.

FemtoClock NG Loss-of-Lock (LOLF)

FemtoClock NG PLL loss of lock is signaled through the nST_LOLF (momentary) and nLS_LOLF (sticky, resettable) status bits, and can reported as a hardware signal on the LOCK output as well as an interrupt signal on the nINT output.

Differential Outputs

Table 13. Output Features

Output	Style	Amplitude ^[a]	Disable	Power Down	Termination
QCLK_y	LVPECL	350–850mV	Yes	Yes	50 Ω to V _{TT} ^[b]
	LVDS	4 steps	165	165	100 Ω differential
QCLK_V	LVPECL	350–850mV	Yes	Yes	50 Ω to V _{TT}
	LVDS	4 steps	165	165	100 Ω differential
	LVCMOS ^[c]	1.8V	Yes	Yes	

[a] Amplitudes are measured single-ended.

[b] See Table 49 for V_{TT} (Termination voltage) values.

[c] LVCMOS style: nQCLK_V and QCLK_V are complementary.

Table 14. Individual Clock Output Settings

PD ^[a]	Output Power	STYLE	Termination	Enable	State	A[1:0]	Amplitude (mV) ^[b]
1	Off	Х	100 Ω differential or no termination	Х	Off	Х	Х
				0	Disable ^[c]	XX	Х
			100Ω differential (LVDS)		Enable	00	350
		0		1		01	500
						10	700
0	On					11	850
0	Oli	Un		0	Disable	XX	Х
						00	350
		1	50Ω to V _{TT} ^[d] (LVPECL)	1	Enable	01	500
					Enable	10	700
						11	850

[a] Power-down modes are available for the individual channels A-D and the outputs QCLK_y (A0–D1). QCLK_E is defined: nPD_E=0: power-down and nPE=0.

[b] Output amplitudes of 700mV and 850mV require a 3.3V output supply (V_{DDO_V}). 350mV and 500mV output amplitudes support V_{DDO_V} = 2.5V and 1.8V.

[c] Differential output is disabled in static low/high state

[d] See Table 49 for V_{TT} (Termination voltage) values.

Output Phase-Delay

Output phase delay is supported in each channel. The selected VCO frequency sets the delay unit to 1/f_{VCO}.

Table 15. Delay Circuit Settings

Delay Circuit	Unit		Range
Clock phase Φ_{CLK_x}	$\frac{1}{f_{\rm VCO}}$ f _{VCO} = 2500MHz: 400ps	256	0–102ns

Status Conditions and Interrupts

The 8V19N474 has an interrupt output to signal changes in status conditions. Settings for status conditions can be accessed in the Status registers. The device has several conditions that can indicate faults and status changes in the operation of the device. These are shown in Table 16 and can be monitored directly in the status registers. Status bits (named: ST_*condition*) are read-only and reflect the momentary device status at the time of read-access. Several status bits are also copied into latched bit positions (named: LS_*condition*).

The latched version is controlled by the corresponding fault and status conditions and remains set (sticky) until reset by the user by writing 1 to the status register bit. The reset of the status condition only has an effect if the corresponding fault condition is removed; otherwise, the status bit will set again. Setting a status bit on several latched registers can be programmed to generate an interrupt signal (nINT) via settings in the Interrupt Enable bits (named: IE_*condition*). A setting of 0 in any of these bits will mask the corresponding latched status bits from affecting the interrupt status pin. Setting all IE bits to 0 has the effect of disabling interrupts from the device.

Status	s Bit	Function			
			Status	if Bit is:	Interrupt Enable
Momentary	Latched	Description	1	0	Bit
ST_CLK_0	LS_CLK_0	CLK 0 input status	Active	LOS	IE_CLK_0
ST_CLK_1	LS_CLK_1	CLK 1 input status	Active	LOS	IE_CLK_1
nST_LOLV	nLS_LOLV	VCXO-PLL loss of lock	Locked	Loss of lock	IE_LOLV
nST_LOLF	nLS_LOLF	FemtoClock NG-PLL loss of lock	Locked	Loss of lock	IE_LOLF
nST_HOLD	nLS_HOLD	Holdover	Not in holdover	Device in holdover	IE_HOLD
ST_VCOF	—	FemtoClock NG VCO calibration	Not completed Completed		—
ST_SEL	_	Clock input selection	0 = CLK_0 1 = CLK_1		_
ST_REF	LS_REF	PLL reference status	Valid reference ^[a]	Reference lost	IE_REF

Table 16. Status Bit Functions

[a] Manual and short-term holdover mode: 0 indicates if the selected reference is lost, 1 if not lost.

Automatic mode: will transition to 0 while the input clock is lost and during input selection by priority.

Manual holdover mode: 0 indicates that a manual change of the reference clock has occurred and is still in holdover.

Automatic with holdover mode: 0 indicates the reference is lost and still in holdover.

Interrupts are cleared by resetting the appropriate bit(s) in the latched register after the underlying fault condition has been resolved. When all valid interrupt sources have been cleared in this manner, this will release the nINT output until the next unmasked fault.

Table 17. LOCK Function

Status I		
nLS_LOLV (VCXO-PLL)	nLS_LOLF (FemtoClock NG)	Status Reported on LOCK ^[a] Output ^[b]
Locked	Locked	1
Locked	Not locked	0
Not locked	Locked	0
Not locked	Not locked	0

[a] Hardware interrupts on nINT require setting the IE_LOLV and IE_LOLF bits to "enable interrupt".

[b] SELSV1 controls the logic level 1.8V/3.3V of LOCK and nINT outputs.

Device Startup, Reset, and Synchronization

At startup, an internal POR (power-on reset) resets the device and sets all register bits to their default value. The 8V19N474 forces the VCXO control voltage at the LFV pin to half of the power supply voltage to center the VCXO-frequency. In the default configuration the QCLK_y outputs are disabled at startup.

Recommended configuration sequence (in order):

- 1. (Optional) Set the value of the CPOL register bit to define the SPI read mode supported by the SPI controller. Set the SDO_ACT bit in register 0x00 as appropriate for SPI access to the device.
- 2. Configure all PLL and output divider and delay circuits as well as other device configurations, such as the charge pump currents.
- 3. Set the initialization bit, INIT_CLK.

This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear.

4. Set the RELOCK and PB_CAL bits.

This step should not be combined with the previous step (setting INIT_CLK) in a multi SPI-byte register access. Both bits will self-clear.

- 5. Clear the FVCV bit to release the VCXO control voltage and VCXO-PLL will attempt to lock to the input clock signal starting from its center frequency.
- 6. Clear the status flags.
- 7. Enable the outputs by accessing the output-enable registers in a separate SPI write access.

Serial Interface

The 8V19N474 supports both I²C and SPI configuration interfaces. The nI2C/SPI control input selects between the interfaces. The serial interface selection has to be applied at power-up and should not be changed during operation of the device. Changing the state of the nI2C/SPI pin during operation may put the serial interface in an undetermined state.

nl2C/SPI	SDO_ACT			Recommended External Resistor ^[b]	
Pin D3	Reg. 0x00, D1	Operation	Pins ^[a]	SELSV0 = 0 (1.8V)	SELSV0 = 1 (3.3V)
			I/O: SDA (I/O)	PU to 1.8V	PU to 3.3V
0 (default)	Х	l ² C	I: SCL	PU to 1.8V	PU to 3.3V
			I: ADR[1:0]	PD to GND or PU to 1.8V	PD to GND or PU to 3.3V
	1		O: MISO	_	
1			I: MOSI, SCLK, nCS	Weak PD to GND	
0		SDI (2 wire)	I/O: MOSI	Weak PD to GND	
	0	SPI (3 wire)	I: SCLK, nCS	Weak PD to GND	

Table 18. Serial Interface Configuration

[a] I/O: Pin is Input/Output, I: pin is input-only, O: pin is output only.

[b] PD = Pull-down resistor, PU = Pull-up resistor.

SPI Interface (nI2C/SPI = 1)

If the serial interface is configured to SPI, the serial control port will respond as a slave in an 3/4-wire SPI configuration to allow read and write access to any of the internal registers for device programming or read back. The SPI interface consists of the SCLK (clock), MOSI (serial data input and output in 3-wire mode, input in 4-wire mode), MISO (output in 4-wire mode), and nCS (chip select) pins. The MISO output is of push/pull type. A data transfer consists any integer multiple of 8 bits and is always initiated by the SPI master on the bus. Internal register data is organized in SPI bytes of 8 bits each.

3/4-Wire Mode. In 3-wire mode, the MOSI pin acts as bidirectional input/output and the MISO pin is in high-impedance state. In 4-wire mode, the MOSI pin is the SPI input and the MISO pin is the SPI output. The SPI interface mode is defined by the SDO_ACT bit in the SPI device configuration register.

Active Clock Edge. In a write operation, the data on MOSI will be clocked in on the rising edge of SCLK. In a read operation, data on the MISO (4-wire) / MOSI (3-wire) will be clocked out on the falling or rising edge of SCLK depending on the CPOL setting (CPOL = 0: output data changes on the falling edge, CPOL = 1: output data changes on the rising edge).

Reset. The SRESET bit in the device SPI configuration register resets the registers 0x02 to 0x63 to their default values. The 0x00 and 0x01 registers are not reset by asserting SRESET.

Logic levels. The SPI outputs MISO (4-wire) and MOSI (3-wire, when output) have selectable 1.8V/3.3V logic output levels. The SELSV0 register bit controls the logic level. SELSV0 = 0: 1.8V logic and SELSV0 = 1: 3.3V logic.

Starting a data transfer requires nCS to set and hold at logic low level during the entire transfer. Setting nCS = 0 will enable the SPI interface. The master must initiate the first 8-bit transfer. The first bit presented by the SPI master in each transfer is the LSB (least significant bit). The first bit presented to the slave is the direction bit R/nW (1=Read, 0=Write), and the following seven bits are the address bits A[0:6] pointing to an internal register in the address space 0x00 to 0x63.

Read operation from an internal register: a read operation starts with an 8-bit transfer from the master to the slave: MOSI is clocked on the *rising* edge of SCLK. The first bit is the direction bit R/nW which must be to 1 to indicate a read transfer, followed by 7 address bits A[0:6]. After the first 8 bits are clocked into MOSI, data is available at the MISO (4-wire) / MOSI (3-wire) output: the register content addressed by A[0:6] is loaded into the shift register and the next 8 SCLK *falling* clock cycles (CPOL=0) will then present the loaded register data on the MISO output and transfer these to the master. Transfers must be completed by de-asserting nCS after any multiple of 8 SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined. SPI byte (8 bit) and back-to-back read transfers of multiple registers are supported with an address auto-increment. During multiple transfers, nCS must stay at logic low level and MISO (4-wire) / MOSI (3-wire) will present multiple registers (A), (A+1), (A+2), etc. with each 8 SCLK cycles. During SPI Read operations, the user may continue to hold nCS low and provide further bytes of data for up to a total of 100 (0x64) bytes in a single block read.

Write operation to a 8V19N474 register: During a write transfer, an SPI master transfers one or more bytes of data into the internal registers of the device. A write transfer starts by asserting nCS to low logic level. The first bit presented by the master must set the direction bit R/nW to 0 (Write) and the 7 address bits A[0:6] must contain the 7-bit register address. Bits D0 to D7 contain 8 bits of payload data, which is written into the register addressed by A[0:6] at the end of a 8-bit write transfer. Multiple, subsequent register transfers from the master to the slave are supported by holding nCS asserted at logic low level during write transfers. The 7-bit register address will auto-increment. Transfers must be completed with de-asserting nCS after any multiple of 8 SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined.

End of transfer: After nCS de-asserts to logic 1, the SPI bus is available to transfers to other slaves on the SPI bus. See also the READ diagram (Figure 4) and WRITE (Figure 5) displaying the transfer of two bytes of data from and into registers.

Registers 0x5C to 0x63. Reserved registers and registers in the address range 0x5C to 0x63 should not be used. Do not write into any registers in the 0x5C to 0x63 range.




Figure 4. Logic Diagram: SPI 4-Wire READ Data from 8V19N474 Registers for CPOL = 0 and CPOL = 1

Figure 5. Logic Diagram: SPI 4-Wire WRITE Data into 8V19N474 Registers





Table 19. SPI Read / Write Cycle Timing Parameters^[a]

Symbol	Parameter	Test Condition	Minimum	Maximum	Unit
f _{SCLK}	SCLK frequency			20	MHz
t _{S1}	Setup time, nCS (falling) to SCLK (rising)		5		ns
t _{S2}	Setup time, MOSI to SCLK (rising)		5		ns
t _{S3}	Setup time, nCS (rising) to SCLK (rising)		5		ns
t _H	Hold time, SCLK (rising) to MOSI		5		ns
t _{PD1F}	Propagation delay, SCLK (falling) to MISO	CPOL=0		12	ns
t _{PD1R}	Propagation delay, SCLK (rising) to MISO	CPOL=1		12	ns
t _{PD2}	Propagation delay, nCS to MISO disable			5	ns

[a] nI2C/SPI = 1 (SPI interface)

Figure 6. SPI Timing Diagram



I²C Interface (nI2C/SPI = 0)

When the serial interface is configured to l^2C , the 8V19N474 will respond as a slave in an l^2C compatible configuration at a base address of 11011[ADR1, ADR0]b, to allow access to any of the internal registers for device programming or examination of internal status. The ADR[1:0] bits of the l^2C interface address are set by the logic state of the ADR1 (C6) and ADR0 (C3) balls. If more than one 8V19N474 is connected to the same l^2C bus, set ADR1 and ADR0 to different states on each device to avoid address conflicts.

P²C Mode Operation


The I²C interface fully supports v1.2 of the l^2C Specification for Normal and Fast mode operation. The device acts as a slave device on the I²C bus at 100kHz, or 400kHz using a fixed base address of 11011[ADR1, ADR0]b. The interface accepts byte-oriented block write and block read operations. One address byte specifies the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data is moved into the registers byte by byte and before a STOP bit is received.

For full electrical I²C compliance, it is recommended to use external pull-up resistors for SDA and SCL. The internal pull-up resistors have a size of $51k\Omega$ typical.

Ball C6 C3 A7 to A0 Register Address 0 nW D7 to D0 (Register Address+n) 1 1 0 1 1 ADR1 ADR0 D7 to D0 D7 to D0 SDA S А А А А А А Ρ (Register Address) (Register Address+1) Slave Device Address Write to slave to the specified register address A[7:0]. The slave auto-increments the register address and data is written sequentially. s Start (Master) Ρ Stop (Master) Acknowledge (Slave to Master) А Slave transmit, Master Receive Master transmit, Slave Receive

Figure 7. I²C Write Data (Master Transmit, Slave Receive) From Any Register Address

Figure 8. I²C Read Data (Slave Transmit, Master Receive) From Any Register Address



Read from slave from the specified register address A[7:0]. Data is transmitted to the master after a change of the transfer direction with a repeated start The slave auto-increments the register address and transmits register data to the master sequentially.

S Start (Master)	Sr Repeated start (Master)
P Stop (Master)	
A Acknowledge (Slave to Master)	
A Acknowledge (Master to Slave)	
Master transmit, Slave Receive	Slave transmit, Master Receive

Register Descriptions

This section contains all addressable registers, sorted by function, followed by a detailed description of each bit field. Several functional blocks with multiple instances in this 8V19N474 have individual registers controlling their settings, but since the registers have an identical format and bit meaning, they are described only once, with an additional table to indicate their addresses and default values. All writable fields come up with default values as indicated in the Factory Defaults column unless altered by values loaded from non-volatile storage during the initialization sequence.

Fixed read-only bits will have defaults as indicated in their specific register descriptions. Read-only status bits will reflect valid status of the conditions they are designed to monitor once the internal power-up reset has been released. Unused registers and bit positions are Reserved. Reserved bit fields may be used for internal debug test and debug functions.

List of Registers

Table 20.	Configuration	Registers
-----------	---------------	-----------

Register Address	Register Description		
0x00	Device Configuration		
0x01	I ² C Address (I ² C only)		
0x02–0x0F	Reserved		
0x10–0x11	PLL Frequency Divider: PV		
0x12-0x13	PLL Frequency Divider: MV		
0x14	Reserved		
0x15–0x16	LOCK_TH		
0x17	PLL Control: BYPV		
0x18	PLL Control: SRC, VCO_SEL		
0x19	PLL Frequency Divider: PF, FDF		
0x1A-0x1B	PLL Frequency Divider: MF		
0x1C-0x1E	PLL Control		
0x1F	I/O Voltage Select		
0x20–0x23	Input Selection		
0x24–0x26	Channel A		
0x27	Reserved		
0x28–0x2A	Output States QCLK_A0–A2		
0x2B	Reserved		
0x2C-0x2E	Channel B		
0x2F	Reserved		
0x30-0x32	Output States QCLK_B0–B2		
0x33	Reserved		
0x34–0x36	Channel C		
0x37	Reserved		
0x38–0x39	Output States QCLK_C0-C1		
0x3A-0x3B	Reserved		

Table 20. Configuration Registers (Cont.)

Register Address	Register Description		
0x3C-0x3E	Channel D		
0x3F	Reserved		
0x40–0x41	Output States QCLK_D0–D1		
0x42–0x43	Reserved		
0x44–0x47	Channel E		
0x48	Output States QCLK_E		
0x49–0x4A	Reserved		
0x4B	Output States QCLK_V		
0x4C	Interrupt Enable		
0x4D	Reserved		
0x4E-0x4F	Reserved		
0x50	Status (Latched)		
0x51	Status (Momentary)		
0x52	Reserved		
0x53	Status (Momentary)		
0x54	Reserved		
0x55–0x57	General Control		
0x58	Channel Enable A–E and QCLK_V		
0x59–0x5B	Reserved		
0x5C-0x5E	Reserved		
0x5F-0x60	Reserved		
0x61–0x62	Reserved		
0x63	Reserved		

Device Configuration Registers

Table 21. Device Configuration Register Bit Field Locations

	Bit Field Location								
Register Address	D7	D6	D6 D5 D4 D3 D2 D1 D0						
0x00	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SDO_ACT	SRESET	
0x01	Reserved	I2C_ADR[6:0]							
0x1F	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SELSV1	SELSV0	

Table 22. Device Configuration Register Descriptions

	Register Description						
Bit Field Name	Field Type	Default (Binary)	Description				
SRESET	R/W Auto-Clear	0 Value = not reset	Soft Reset 0 = Normal Operation 1 = Register reset. The device loads the default values into the register 0x02–0xFF The content of the register addresses, 0x00 and 0x01, and the serial interface engine, are not reset.				
I2C_ADR[6:0]	R	11011[ADR1][ADR0]	 I²C Device Address (I²C only) This read-only register stores the binary I²C device address: 11011[ADR1][ADR0]. Bit D1 is equal to the logic state of the ADR1 pin, and bit D0 is equal to the logic state of the ADR0 pin. In SPI mode (nI2C/SPI = 1), ADR1 and ADR0 read logic 0. 				
SDO_ACT	R/W	0 Value: SPI-3-wire mode	 SPI 3/4 Wire Mode (SPI only) Selects the unidirectional or bidirectional data transfer mode for the SDIO pin. 0 = SPI 3-wire mode: MOSI is the SPI bidirectional data I/O pin. MISO pin is not used and is in high-impedance. 1 = SPI 4-wire mode MOSI is the SPI data input pin. MISO is the SPI data output pin. 				
SELSV1	R/W	R/WSelects the voltage level of the LOCK and nINT outputs0 = LOCK, nINT interface pins are 1.8V.Value: 3.3V1 = LOCK, nINT interface pins are 3.3V (default).					
SELSV0	R/W	0 Value: 1.8V	Selects the voltage level of the I ² C/SPI interface. Applicable to pins configured to output. 0 = I ² C/SPI interface pins are 1.8V (default). 1 = I ² C/SPI interface pins are 3.3V.				

PLL Frequency Divider Registers

Table 23. PLL Frequency Divider Register Bit Field Locations

	Bit Field Location								
Register Address	D7	D6	D5	D4	D3	D2	D1	D0	
0x10				PV	[7:0]				
0x11	Reserved				PV[14:8]				
0x12		MV[7:0]							
0x13	Reserved				MV[14:8]				
0x15				LOCK_	_TH[7:0]				
0x16	Reserved				LOCK_TH[14:8]			
0x19	FDF	Reserved			PF[5:0]			
0x1A				MF	[7:0]				
0x1B	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MF8	

Table 24. PLL Frequency Divider Register Descriptions

	Register Description					
Bit Field Name	Field Type	Default (Binary)	Description			
PV[14:0]	R/W	000 0100 0000 0000 Value=÷1024	VCXO-PLL Input Frequency Pre-Divider The value of the frequency divider (binary coding). Range: ÷1 to ÷32767			
MV[14:0]	R/W	000 0100 0000 0000 Value=÷1024	VCXO-PLL Feedback-Divider The value of the frequency divider (binary coding). Range: ÷1 to ÷32767			
LOCK_TH[14:0]	R/W	000 0000 1000 0000 Value = 128	PLL lock detect phase window threshold The device reports VCXO-PLL lock when the phase difference between the internal signals f_{REF} and f_{VCXO_REF} are lower than or equal to the phase difference set by LOCK_TH[14:0] for more than 1000 f_{VCXO_DIV} clock cycles. Requires $M_V \ge 4$. Set LOCK_TH[14:0] < M_V . ($f_{REF} = f_{CLK} \div P_V$ is the internal output of the PV divider, $f_{VCXO_DIV} = f_{VCXO} \div M_V$ is the internal output of the MV divider).			

Table 24. Pl	LL Frequency Divider Register Descriptions (Cont.)
--------------	--

	Register Description					
Bit Field Name	Field Type	Default (Binary)	Description			
			FemtoClock NG Pre-Divider			
PF[5:0]	R/W	00 0001	The value of the frequency divider (binary coding).			
FT [0.0]	D/ W	Value = ÷1	Range: ÷1 to ÷63			
			00 0000: PF is bypassed			
			Frequency Doubler			
	R/W	0	The input frequency of the FemtoClock NG PLL (2nd stage) is:			
FDF		Value = f _{VCXO} ÷ PF	0 = The output signal of the BYPV multiplexer, divided by the PF divider.			
			1 = The output signal of the BYPV multiplexer, doubled in frequency. Use this setting to improve phase noise. The PF divider has no effect if FDF = 1.			
		0 0001 1000	FemtoClock NG Feedback-Divider			
MF[8:0]	R/W		The value of the frequency divider (binary coding).			
		Value = ÷24	Range: ÷8 to ÷511			

PLL Control Registers

Table 25. PLL Control Register Bit Field Locations

Bit Field Location								
Register Address	D7	D6	D5	D4	D3	D2	D1	D0
0x17	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BYPV
0x18	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SRC	VCO_SEL
0x1C	POLV	FVCV	Reserved			CPV[4:0]	1	
0x1D	Reserved	Reserved	OSVEN			OFFSET[4:0]	1	
0x1E	Reserved	Reserved	Reserved			CPF[4:0]		

Table 26. PLL Control Register Descriptions

Register Description				
Bit Field Name	Field Type	Default (Binary)	Description	
BYPV	R/W	0 VCXO-PLL enabled	VCXO-PLL Bypass 0 = VCXO-PLL is enabled. 1 = VCXO-PLL is disabled and bypassed.	
SRC	R/W	0 PLL enabled	FemtoClock NG PLL Bypass 0 = FemtoClock NG PLL is enabled. 1 = FemtoClock NG PLL is disabled and bypassed. The VCXO-PLL output signal is frequency divided by the channel dividers.	
VCO_SEL	R/W	0 Value = f _{VCO} =2500 MHz	VCO Select 0 = Selects VCO at f _{VCO} = 2400–2500MHz. 1 = Do not use.	
POLV	R/W	0 Value = Positive Polarity	VCXO Polarity 0 = Positive polarity. Use for an external VCXO with a positive $f(V_C)$ characteristics. 1 = Negative polarity. Use for an external VCXO with a negative $f(V_C)$ characteristics.	
FVCV	R/W	1 Value: Value: LFV = V _{DD_V} /2	VCXO-PLL Force VC Control Voltage 0 = Normal operation. 1 = Forces the voltage at the LFV control pin (VCXO input) to V _{DD_V} /2. VCXO-PLL unlocks and the VCXO is forced to its mid-point frequency. FVCV = 1 is the default setting at startup to center the VCXO frequency. FVCV should be cleared after startup to enable the PLL to lock to the reference frequency.	

Table 26. PLL Control Register Descriptions (Cont.)

	Register Description				
Bit Field Name	Field Type	Default (Binary) Description			
CPV[4:0]	R/W	0 1111 Value: 0.8mA	VCXO-PLL Charge-Pump Current Controls the charge pump current I _{CPV} of the VCXO-PLL. Charge pump current is the binary value of this register plus one multiplied by 50µA. I _{CPV} = 50µA × (CPV[4:0] + 1). CPV[4:0] = 00000 sets ICPV to the minimum current of 50µA. Maximum charge pump current is 1.6mA. Default setting is 0.8mA: ((15 + 1) × 50µA).		
OSVEN	R/W	0	VCXO-PLL Offset Enable 0 = No offset. 1 = Offset enabled. A static phase offset of OFFSET[4:0] is applied to the PFD of the VCXO-PLL.		
OFFSETV[4:0]	R/W	0 0000 Value: 0°	VCXO-PLL Static Phase Offset Controls the static phase detector offset of the VCXO-PLL. Phase offset is the binary value of this register multiplied by 0.9° of the PFD input signal (OFFSET [4:0] × f_{PFD} ÷ 400). Maximum offset is 31 × 0.9° = 27.9°. Setting OFFSET to 0.0° eliminates the thermal noise of an offset current. If the VCXO-PLL input jitter period T _{JIT} exceeds the average input period, set OFFSET to a value larger than f_{PFD} × T _{JIT} × 400 to achieve a better charge pump linearity and lower in-band noise of the PLL.		
CPF[4:0]	R/W	0 0110 Value: 1.4mA	FemtoClock NG-PLL Charge-Pump Current Controls the charge pump current I_{CPF} of the FemtoClock NG PLL. Charge pump current is the binary value of this register plus one multiplied by 200µA. $I_{CPF} = 200µA \times (CPF[4:0] + 1)$. $CPV[4:0] = 00000$ sets I_{CPF} to the minimum current of 200µA. The maximum charge pump current is 6.4mA. Default setting is 1.4mA: ((6+1) × 200µA).		

Input Selection Mode Registers

Table 27. Input Selection Mode Register Bit Field Locations

	Bit Field Location							
Register Address	D7	D6	D5	D4	D3	D2	D1	D0
0x20	N_MON[4:0] IN_BLOCK nHO_EN n					nEXT_INT		
0x21	Reserved	Reserved	Reserved	REVS	nM/A	[1:0]	Reserved	INT_SEL
0x22		CNTH[7:0]						
0x23	CNTR[1:0] Reserved Reserved Reserved CN				CNT	/[1:0]		

Table 28. Input Selection Mode Register Descriptions

Register Description						
Bit Field Name	Field Type	Default (Binary)	Description			
N_MON[4:0]	R/W	00000 Value: ÷1	Clock frequency divider for the input activity monitor The clock activity monitor compares the device input frequency (f_{IN}) to the frequency of the VCXO divided by N_MON. For optimal operation of the activity monitor, the frequency $f_{VCXO} \div N_MON$ should match the input frequency. For example, for $f_{IN}=61.44MHz$ and $f_{VCXO}=61.44MHz$, set N_MON= \div 1; for $f_{IN}=25MHz$ and $f_{VCXO}=125MHz$, set N_MON = \div 5. $0XX \ 00 = \div 1 \ 100 \ 00 = \div 2 \ 101 \ 00 = \div 3 \ 110 \ 00 = \div 4 \ 111 \ 00 = \div 5 \ 110 \ 01 = \div 6 \ 110 \ 01 = \div 8 \ 111 \ 01 = \div 10 \ 0XX \ 10 = \div 4 \ 100 \ 10 = \div 8 \ 101 \ 10 = \div 12 \ 110 \ 10 = \div 16 \ 111 \ 10 = \div 20 \ 0XX \ 11 = \div 8 \ 100 \ 11 = \div 16 \ 101 \ 11 = \div 24 \ 110 \ 11 = \div 32 \ 111 \ 11 = \div 40$			
IN_BLOCK	R/W	0 Value: Not blocked	Inactive input clock block 0 = Both input clock signals CLK0 and CLK1 are routed to the input clock multiplexer. 1 = The input clock that is currently not active is gated off (blocked).			
nHO_EN	R/W	0 Value: Enter Holdover	Manual Holdover Control 0 = Enter holdover on a manual input reference switch. Using the EXT_SEL control pin or the INT_SEL control bit, as defined by nEXT_INT for manual reference switching. nMA[1:0] has no meaning. 1 = The device switching and holdover modes are controlled by nMA[1:0].			
nEXT_INT	R/W	0 Value: External selection	Input clock selection 0 = The EXT_SEL pin (B3) controls the input clock selection. 1 = The INT_SEL bit (register 0x21, D0) controls the input clock selection.			

Table 28. Input Selection Mode Register Descriptions (Cont.)

Register Description						
Bit Field Name	Field Type	Default (Binary)	Description			
REVS	R/W	0 Value: off	Revertive Switching The revertive input switching setting is only applicable to the two automatic selection modes shown in Table 12. If nM/A[1:0] = X0, the REVS setting has no meaning. 0 = Disabled: Re-validation of the non-selected input clock has no impact on the clock selection. 1 = Enabled: Re-validation of the non-selected input clock will cause a new input selection according to the pre-set input priorities (revertive switch). The default setting is revertive switching turned off.			
nM/A[1:0]	R/W	00 Value: Manual Selection	Reference Input Selection Mode In any of the manual selection modes (nM/A[1:0] = 00 or 10), the VCXO-PLL reference input is selected by INT_SEL. In any of the automatic selection modes, the VCXO-PLL reference input is selected by an internal state machine according to the input LOS states and the priorities in the input priority registers. 00 = Manual selection (no holdover). 01 = Automatic selection (no holdover). 10 = Short-term holdover. 11 = Automatic selection with holdover.			
INT_SEL	R/W	0 Value: CLK0 selected / primary clock	When in interna reference input primary clock for INT_SEL 0 1	ut Reference Selection al selection mode (nEXT_INT = 1), I for manual selection modes (nHO_I for automatic selection modes (nM/A Internal and Manual Clock Selection Modes CLK_0 is reference input CLK_1 is reference input	EN = 1, nM/A[1:0] = X0, or VCXO-PLL [1:0] = X1). Automatic Modes CLK_0 is primary clock CLK_1 is primary clock	
CNTH[7:0]	R/W	1000 0000 Value: 134ms)	Short-term holdover: Hold-off counter period. The device initiates a clock failover switch upon counter expiration (zero transition). The counters start to count backward after an LOS event is detected. The hold-off counter period is determined by the binary number of VCXO-PLL output pulses divided by CNTR[1:0]. With a VCXO frequency of 125MHz and CNTR[1:0] = 10, the counter has a period of (1.048ms × binary setting). After each zero-transition, the counter automatically re-loads to the setting in this register. The default setting is 134ms (VCXO = 125MHz: $1/125MHz \times 2^{17} \times 128$).			

Table 28. Input Selection Mode Register Descriptions (Cont.)	
--	--

	Register Description						
Bit Field Name	Field Type	Default (Binary)	Description				
			Short-term holdover referend	ce divider			
			CNTR[1:0]	CNTH frequency (period; ran	ige)		
				125MHz VCXO	156.25MHz VCXO		
CNTR[1:0]	CNTR[1:0] R/W	10	$00 = f_{VCXO} \div 2^{15}$	3814Hz (0.262ms; 0– 66.8ms)	4768Hz (0.209ms; 0– 53.4ms)		
		Value: 2 ¹⁷	$01 = f_{VCXO} \div 2^{16}$	1907Hz (0.524ms; 0– 133ms)	2384Hz (0.419ms; 0– 106.9ms)		
			$10 = f_{VCXO} \div 2^{17}$	953Hz (1.048ms; 0–267ms)	1192Hz (0.838ms; 0– 213.9ms)		
CNTV[1:0]	R/W	10 Value: 32)	Revalidation Counter Controls the number of required consecutive, valid input reference pulses for clock re-validation on CLK_ <i>n</i> in number of input periods. At an LOS event, the re-validation counter loads this setting from the register and counts down by one with every valid, consecutive input signal period. Missing input edges (for one input period) will cause this counter to re-load its setting. An input is re-validated when the counter transitions to zero and the corresponding LOS flag is reset. 00 = 2 (shortest possible) 01 = 16 10 = 32 11 = 64				

Ē

Channel Registers

The content of the channel registers sets the channel state, the clock divider the clock phase delay, and the power-down state.

 Table 29. Channel Register Bit Field Locations

	Bit Field Location							
Register Address	D7	D6	D5	D4	D3	D2	D1	D0
0x24: Channel A 0x2C: Channel B 0x34: Channel C 0x3C: Channel D	N_ <i>A</i> [7:0] N_ <i>B</i> [7:0] N_ <i>C</i> [7:0] N_ <i>D</i> [7:0]							
0x25: Channel A 0x2D: Channel B 0x35: Channel C 0x3D: Channel D		ΦCLK_ <i>A</i> [7:0] ΦCLK_ <i>B</i> [7:0] ΦCLK_ <i>D</i> [7:0] ΦCLK_ <i>D</i> [7:0]						
0x26: Channel A 0x2E: Channel B 0x36: Channel C 0x3E: Channel D	PD_A PD_B PD_C PD_D	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x44: Channel E 0x45: Channel E 0x46: Channel E	N_ <i>E</i> _FRAC[7:0] N_ <i>E</i> _FRAC[15:8] N_ <i>E</i> _FRAC[23:16]							
0x47: Channel E	Reserved Reserved Reserved N_E_INT[3:0]							
0x58	Reserved	Reserved	EN_QCLK_V	EN_QCLK_A	EN_QCLK_B	EN_QCLK_C	EN_QCLK_D	EN_QCLK_E

Table 30. Channel Register Descriptions^[a]

	Register Description						
Bit Field Name	Field Type	Default (Binary)	Description				
N_ <i>x</i> [7:0]	R/W	N_ <i>A</i> , N_ <i>B</i> : 0000 0001 Value= ÷3 N_ <i>C</i> , N_ <i>D</i> : 0000 0100 Value= ÷6	Output Frequency Divider N N_x[7:0]Divider Value 1000 0000 0000 0001 0000 0010 0000 0011 0000 0100 0000 0110 0100 0110 0100 0110 0100 0110 0100 0110 0100 1011 0100 1011 0100 1011 0100 1011 0100 1011 0100 1011 0101 0011 0101 0110 0101 1011 0101 0110 0110 0111 0110 0111 0110 1110 0111 1110 0111 1110 0111 1110 0111 1110 0111 1110 0111 1110	$\begin{array}{c} +1 \\ \div 2 \\ \div 3 \\ \div 4 \\ \div 5 \\ \div 6 \\ \div 8 \\ \hline 10 \\ \div 10 \\ \div 12 \\ \div 16 \\ \hline 20 \\ \div 24 \\ \hline 30 \\ \div 24 \\ \hline 30 \\ \div 32 \\ \div 36 \\ \hline 440 \\ \div 48 \\ \hline 550 \\ \hline 60 \\ \div 64 \\ \hline 72 \\ \hline 80 \\ \hline 96 \\ \hline 100 \\ \hline 120 \\ \div 120 \\ \div 128 \\ \hline 160 \end{array}$			

Table 30. Channel Register Descriptions^[a] (Cont.)

Register Description					
Bit Field Name	Field Type	Default (Binary)	Description		
N_ <i>E</i> _FRAC[23:0]	R/W	0110 1111 111 0 1011 0100 1 010 Value: 7,334,730	Fractional output divider, fractional part Together with N_E_INT, forms the fractional output divider N <i>E</i> value. $N_E = 2 \times \left(N_{INT} + \frac{N_{FRAC}}{2^{24}} \right)$ The default value is N <i>E</i> = 2 × (9 + 0.4371839761732) = 18.8743679523. Greatest N <i>E</i> fractional divider is 2 × (14 + [2 ²⁴ - 1] / 2 ²⁴) ≈ 29.9999988		
N_ <i>E</i> _INT[3:0]	R/W	1001 Value: 9	Fractional output divider, integer part See N_ <i>E</i> _FRAC[23:0] Greatest N <i>E</i> fractional divider is 2 × (14 + $[2^{24} - 1] / 2^{24}) \approx 29.99999988$		
ФСLK_ <i>x</i> [7:0] f _{VCO} =2500MHz	R/W	0000 0000	CLK_x phase delay Φ CLK_x[7:0] f _{VCO} =2500MHz: Delay in ps = Φ CLK_x × 400ps (256 steps) Φ CLK_x[7:0] Delay (f _{VCO} = 2500MHz) 0000 0000 0ps 0000 0001 400ps 1111 1111 102ns		
PD_x	R/W	0 Value: power up	0 = Channel <i>x</i> is powered up 1 = Channel <i>x</i> is powered down		
EN_X	R/W	0 Value: disabled	QCLK_ <i>x</i> channel output enable 0 = All outputs of channel <i>x</i> are disabled at the logic low state 1 = All outputs of channel <i>x</i> are enabled		
EN_QCLK_V	R/W	0 Value: disabled	QCLK_V output enable 0 = QCLK_V is disabled at the logic low state 1 = QCLK_V is enabled		

[a] x = A, B, C, D.

Output Registers

The content of the output registers set the power-down state, the output style and amplitude.

Table 31. Output Register Bit Field Locations

	Bit Field Location								
Register Address	D7	D6	D5	D4	D3	D2	D1	D0	
0x28: QCLK_A0 0x29: QCLK_A1 0x2A: QCLK_A2	PD_ <i>A0</i> PD_ <i>A1</i> PD_ <i>A2</i>	Reserved	Reserved	STYLE_ <i>A0</i> STYLE_ <i>A1</i> STYLE_ <i>A2</i>	A_A	/2[1:0] 7[1:0] 2[1:0]	Reserved	Reserved	
0x30: QCLK_B0 0x31: QCLK_B1 0x32: QCLK_B2	PD_ <i>B0</i> PD_ <i>B1</i> PD_ <i>B2</i>	Reserved	Reserved	STYLE_ <i>B0</i> STYLE_ <i>B1</i> STYLE_ <i>B2</i>	A_ <i>B</i>	2[1:0] 7[1:0] 2[1:0]	Reserved	Reserved	
0x38: QCLK_C0 0x39: QCLK_C1	PD_ <i>C0</i> PD_ <i>C1</i>	Reserved	Reserved	STYLE_ <i>C0</i> STYLE_ <i>C1</i>		Ø[1:0] 7[1:0]	Reserved	Reserved	
0x40: QCLK_D0 0x41: QCLK_D1	PD_ <i>D0</i> PD_ <i>D1</i>	Reserved	Reserved	STYLE_ <i>D0</i> STYLE_ <i>D1</i>		D[1:0] 1[1:0]	Reserved	Reserved	
0x48: QCLK_E	nPD_E	Reserved	Reserved	STYLE_E	A_ <i>E</i>	[1:0]	Reserved	Reserved	
0x4B: QCLK_V	PD_1/	Reserved	STYLE	_V[1:0]	A_ <i>l</i> /	[1:0]	Reserved	Reserved	

Table 32. Output Register Descriptions^[a]

	Register Description					
Bit Field Name Field Type Default (Binary) Description						
		0	0 = Output QCLK_y is powered up			
		Value: power up	1 = Output QCLK_y is powered down			
		0:	0 = Output QCLK_V is powered up			
PD_V	R/W Value: power up	1 = Output QCLK_V is powered down				
nPD_E	R/W	0 Value: Power down	 0 = Output QCLK_E and channel E including the fractional divider N_E are powered down 1 = Output QCLK_E is powered up 			

Table 32.	Output Register	Descriptions ^[a]	(Cont.)
-----------	------------------------	-----------------------------	---------

	Register Description							
Bit Field Name	Field Type	Default (Binary)	Description					
		01	QCLK_y, QCLK_E, QCLK_V Output amplit	ude				
A_y[1:0]	R/W		Setting for STYLE = 0 (LVDS)	Setting for STYLE = 1 (LVPECL)				
A_E[1:0]		Value: 500mV	A[1:0] = 00: 350mV	A[1:0] = 00: 350mV				
			A[1:0] = 01: 500mV	A[1:0] = 01: 500mV				
	R/W	00	A[1:0] = 10: 700mV	A[1:0] = 10: 700mV				
A_ <i>V</i> [1:0]			A[1:0] = 11: 850mV	A[1:0] = 11: 850mV				
		Value: 350mV	Termination: 100Ω across	Termination: 50 Ω to V _{TT} ^[b]				
		0	QCLK_y, QCLK_E Output format					
STYLE_ <i>y</i>	R/W		0 = Output is LVDS (Requires LVDS 100 Ω	output termination)				
STYLE_E		Value: LVDS	1 = Output is LVPECL (Requires LVPECL { recommended termination voltage).	50 Ω output termination to the specified				
		10	QCLK_I/Output format					
		10	00 = Output is LVDS (Requires LVDS 100	2 output termination)				
STYLE_1/[1:0]	R/W	Value:	01 = Output is LVPECL (Requires LVPECL	. 50Ω termination to V_{TT}^{b})				
		LVCMOS	1x = Both QCLK_ <i>V</i> and nQCLK_ <i>V</i> are single-ended LVCMOS 1.8V outputs. QCLK_V and nQCLK_V are complementary (180° phase difference).					

[a] *y* = A0, A1, A2, B0, B1, B2, C0, C1, D0, D1.

[b] See Table 49 for V_{TT} (Termination voltage) values.

Status Registers

Table 33. Status Register Bit Field Locations

Bit Field Location									
Register Address	D7	D6	D5	D4	D3	D2	D1	D0	
0x4C	Reserved	Reserved	IE_LOLF	IE_LOLV	IE_REF	IE_HOLD	IE_CLK_1	IE_CLK_0	
0x50	Reserved	Reserved	nLS_LOLF	nLS_LOLV	LS_REF	nLS_HOLD	LS_CLK_1	LS_CLK_0	
0x51	Reserved	ST_SEL	nST_LOLF	nST_LOLV	ST_REF	nST_HOLD	ST_CLK_1	ST_CLK_0	
0x53	Reserved	Reserved	Reserved	Reserved	Reserved	ST_VCOF	Reserved	Reserved	

Table 34. Status Register Descriptions^[a]

	Register Description					
Bit Field Name	Field Type	Default (Binary)	Description			
			Interrupt Enable for FemtoClock NG-PLL loss of lock			
IE_LOLF	R/W	0	0 = Disabled: Setting nLS_LOLF will not cause an interrupt on nINT			
			1 = Enabled: Setting nLS_LOLF will assert the nINT output (nINT=0, interrupt)			
			Interrupt Enable for VCXO-PLL loss of lock			
IE_LOLV	R/W	0	0 = Disabled: Setting nLS_LOLV will not cause an interrupt on nINT			
			1 = Enabled: Setting nLS_LOLV will assert the nINT output (nINT=0, interrupt)			
			Interrupt Enable for CLK <i>n</i> input loss-of-signal.			
IE_CLK_n	R/W	0	0 = Disabled: Setting LS_CLK_ <i>n</i> will not cause an interrupt on nINT			
		1 = Enabled: Setting LS_CLK_ <i>n</i> will assert the nINT output (nINT=0, interrupt)				
			Interrupt Enable for Input Reference Loss.			
IE_REF	R/W	0	0 = Disabled: Setting LS_REF will not cause an interrupt on nINT			
			1 = Enabled: Setting LS_REF will assert the nINT output (nINT=0, interrupt)			
			Interrupt Enable for holdover			
IE_HOLD	R/W	0	0 = Disabled: Setting nLS_HOLD will not cause an interrupt on nINT			
			1 = Enabled: Setting nLS_HOLD will assert the nINT output (nINT=0, interrupt)			
			FemtoClock NG-PLL loss of lock (latched status of nST_LOLF)			
nLS_LOLF	R/W		Read 0 = \geq 1 loss-of-lock events detected since the last nLS_LOLV clear			
IIL3_LOLF	r/w	-	Read 1 = No loss-of-lock detected since the last nLS_LOLV clear			
			Write 1 = Clear status latch (clears pending nLS_LOLF interrupt)			
			VCXO-PLL loss of lock (latched status of nST_LOLV)			
	R/W		Read 0 = \geq 1 loss-of-lock events detected since the last nLS_LOLV clear.			
nLS_LOLV	r/ W	-	Read 1 = No loss-of-lock detected since the last nLS_LOLV clear			
			Write 1 = Clear status latch (clears pending nLS_LOLV interrupt)			

Table 34. Status Register Descriptions^[a] (Cont.)

	Register Description				
Bit Field Name	Field Type	Default (Binary)	Description		
LS_CLK_n R/W -		-	Input CLK_ <i>n</i> status (latched status of ST_CLK_ <i>n</i>). Read $0 = \ge 1$ LOS events detected on CLK_ <i>n</i> since the last LS_CLK_ <i>n</i> clear Read 1 = No loss-of-signal detected on CLK_ <i>n</i> since the last LS_CLK_ <i>n</i> clear		
			Write 1 = Clear LS_CLK_ <i>n</i> status latch (clears pending LS_CLK_ <i>n</i> interrupts on nINT)		
ST_SEL	ST_SEL R -		Input selection (momentary) Reference Input Selection Status of the state machine. In any input selection mode, reflects the input selected by the state machine. 0 = CLK 0		
			$1 = CLK_1$		
nST_LOLF	R	-	FemtoClock NG-PLL loss of lock (momentary) Read 0 = Loss-of-lock event detected Read 1 = No loss-of-lock detected A latched version of this status bit is available (nLS_LOLF).		
nST_LOLV	R	-	VCXO-PLL loss of lock (momentary) Read 0 = Loss-of-lock event detected Read 1 = No loss-of-lock detected A latched version of this status bit is available (nLS_LOLV).		
ST_CLK_n	R	-	Input CLK_ <i>n</i> status (momentary). 0 = LOS detected on CLK_ <i>n</i> 1 = No LOS detected; CLK_ <i>n</i> input is active A latched version of this status bit is available (LS_CLK_ <i>n</i>).		
LS_REF	R/W	-	PLL reference status (latched status of ST_REF). Read 0 = Reference lost since the last LS_REF clear Read 1 = Reference valid since the last LS_REF clear Write 1 = Clear LS_REF status latch (clears pending LS_REF interrupts on nINT)		
nLS_HOLD	R/W		Holdover status indicator (latched status of nST_HOLD) Read 0 = VCXO-PLL has entered holdover state ≥1 times after last nLS_HOLD clear Read 1 = VCXO-PLL is (or attempts to) lock(ed) to an input clock Write 1 = Clear status latch (clears pending nLS_HOLD interrupt)		
ST_VCOF	R	-	FemtoClock NG-PLL calibration status (momentary) Read 0 = FemtoClock NG PLL auto-calibration is completed Read 1 = FemtoClock NG PLL calibration is active (not completed)		

Table 34. Status Register Descriptions^[a] (Cont.)

	Register Description				
Bit Field Name	Field Type	Default (Binary)	Description		
ST_REF	R	-	Input reference status (momentary). 0 = No input reference present 1 = Input reference is present at the clock selected input clock		
nST_HOLD	R	-	Holdover status indicator (momentary) 0 = VCXO-PLL in holdover state, not locked to any input clock 1 = VCXO-PLL is (or attempts to) lock(ed) to input clock A latched version of this status bit is available (nLS_HOLD).		

[a] CLK*n* = CLK*0*, CLK*1*

General Control Registers

Table 35. General Control Register Bit Field Locations

Bit Field Location								
Register Address	D7 D6 D5 D4 D3 D2							D0
0x55	INIT_CLK	Reserved						
0x56	RELOCK	Reserved						
0x57	PB_CAL	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CPOL

Table 36. General Control Register Descriptions

	Register Description					
Bit Field Name	Field Type	Default (Binary)	Description			
INIT_CLK	W only Auto-Clear	Х	1 = Initialize divider functions. Required as part of the startup procedure.			
RELOCK	W only Auto-Clear	Х	1 = Force the FemtoClock NG PLL to re-lock.			
PB_CAL	W only Auto-Clear	Х	Precision Bias Calibration Setting this bit to 1 will start the calibration of an internal precision bias current source. The bias current is used as a reference for outputs configured as LVDS, and as a reference for the charge pump currents. This bit will auto-clear after the calibration is completed. Set as part of the startup procedure.			
CPOL	R/W	0	SPI Read Operation SCLK Polarity 0 = Data bits on SDIO/SDO are output at the falling edge of SCLK edge 1 = Data bits on SDIO/SDO are output at the rising edge of SCLK edge			

Electrical Characteristics

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the 8V19N474. Functional operation of the device at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 37. Absolute Maximum Ratings

Item	Rating
Supply voltage, V_{DD_V} and V_{DDO_V}	3.6V
Inputs	-0.5V to V _{DD_V} + 0.5V
Outputs, V _O (LVCMOS)	-0.5V to V _{DDO_V} + 0.5V
Outputs, I _O (LVPECL) Continuous current Surge current	50mA 100mA
Outputs, I _O (LVDS) Continuous current Surge current	50mA 100mA
Operating junction temperature, T _J	125°C
Storage temperature, T _{STG}	-65°C to 150°C
ESD - Human Body Model ^[a]	2000V
ESD - Charged Device Model ^a	500V

[a] According to JEDEC JS-001-2012/JESD22-C101

Pin Characteristics

Table 38. Pin Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, \text{ or } 1.8V) \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN} ^[a] Input capacitanc		OSC, nOSC		2	4	pF
	input capacitance	other inputs		2	4	pF
R _{PU}	Input pull-up resistor	nCLK_0, nCLK_1		51		kΩ
R _{PD}	Input pull-down resistor	CLK_0, nCLK_0, CLK_1, nCLK_1, EXT_SEL, ADR1/MISO, nI2C/SPI		51		kΩ
R _{OUT}	LVCMOS output impedance	nINT, LOCK		25		Ω

[a] Guaranteed by design

DC Characteristics

Table 39. Power Supply DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, or 1.8V) \pm 5\%$, $T_A = -40$ °C to +85°C^[a]

Symbol	Parameter	Parameter Test Conditions Minimum		Typical	Maximum	Units
V _{DD_V}	Core supply voltage		3.135	3.3	3.465	V
V _{DDO_V}	Output supply voltage		1.71	1.8, 2.5, 3.3	3.465	V
I _{DD_V}	Power supply current			580	797	mA

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 40. Typical Power Supply DC Current Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, or 1.8V) \pm 5\%$, $T_A = -40$ °C to +85°C^[a]

					Test	Case			
Symbol	Supply P	in Current	1 ^[b]	2 ^[b]	3 ^[c]	4 ^[c]	5 ^[c]	6 ^[C]	Units
		VDDO_QCLKA, B	3.3	3.3	3.3	3.3	1.8	1.8	V
	QCLK_A[2:0],	Style	LVDS	LVDS	LVPECL	LVPECL	LVPECL	LVPECL	
	QCLK_B[2:0]	State	On	On	On	On	On	On	
		Amplitude	700	850	850	700	500	350	mV
		VDDO_QCLKC, D		3.3	3.3	3.3	1.8	1.8	V
	QCLK_C[1:0],	Style	LVDS	LVDS	LVPECL	LVPECL	LVDS	LVDS	
	QCLK_D[1:0]	State	On	On	On	On	On	On	
		Amplitude	700	850	850	700	500	350	mV
	VDD_QCLKE		3.3	3.3	3.3	3.3	3.3	3.3	V
	QCLK_E	Style	LVDS	LVDS	LVPECL	LVPECL	LVDS	LVDS	
	QOEK_E	State	Off	Off	On	On	On	On	
		Amplitude		—	850	700	500	350	mV
I _{DD_COA}	Current through VDE	DO_QCLKA pin	62	77	65	59	52	46	mA
I _{DD_CA}	Current through VDE	D_QCLKA pin	30	30	29	29	29	29	mA
I _{DD_COB}	Current through VDE	DO_QCLKB pin	62	77	70	64	55	49	mA
I _{DD_CB}	Current through VDE	D_QCLKB pin	25	25	29	29	29	29	mA
I _{DD_COC}	Current through VDE	DO_QCLKC pin	41	51	52	48	33	23	mA
I _{DD_CC}	Current through VDE	D_QCLKC pin	29	29	28	28	28	28	mA
I _{DD_COD}	Current through VDE	DO_QCLKD pin	42	52	53	48	33	23	mA
I _{DD_CD}	Current through VDD_QCLKD pin		26	26	28	28	28	28	mA
I _{DD_CE}	Current through VDE	Current through VDD_QCLKE pin		2	54	51	45	40	mA
I _{DD_SPI}	Current through VDE	D_SPI pin	9	9	8	8	7	7	mA
I _{DD_INP}	Current through VDD	D_INP pin	15	15	15	15	14	14	mA

Table 40. Typical Power Supply DC Current Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, or 1.8V) \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[a]}$ (Cont.)

				Test	Case			
Symbol	Supply Pin Current	1 ^[b]	2 ^[b]	3 ^[c]	4 ^[c]	5 ^[c]	6 ^[C]	Units
I _{DD_LCV}	Current through VDD_LCV pin	70	70	69	69	68	68	mA
I _{DD_LCF}	Current through VDD_LCF pin	63	63	62	62	62	62	mA
I _{DD_CPV}	Current through VDD_CPV pin	12	12	12	12	12	12	mA
I _{DD_CPF}	Current through VDD_CPF pin	52	52	50	50	48	48	mA
I _{DD_OSC}	Current through VDD_OSC pin	32	37	36	34	35	34	mA
I _{DD_TOT}	Total Device Current Consumption	572	627	660	634	578	540	mA
P _{TOT}	Total Device Power Consumption	1.88	2.06	1.83	1.76	1.66	1.64	mW
P _{TOT, SYS}	Total System Power Consumption ^[d]	1.89	2.07	2.18	2.09	1.91	1.78	mW

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] f_{CLK} (input) = 10MHz, f_{VCXO} = 40MHz, f_{VCO} = 2400MHz, PV=80, MV=320, MF=30, FDF=1. Supply current is independent of the output frequency configuration used for this table: QA[2:0]=40MHz, QB[1:0]=480MHz, QC[1:0]=30MHz, QD=480MHz, QE = not used. QCLK_y outputs terminated according to amplitude settings: LVPECL outputs terminated to V_{TT}.

[c] f_{CLK} (input) = 125MHz, f_{VCXO} = 125MHz, f_{VCO} = 2500MHz, PV=1024, MV=1024, MF=10, FDF=1. Supply current is independent of the output frequency configuration used for this table: QA[2:0]=QB[1:0]=QC[1:0]=QD=156.25MHz, QE = 100MHz. QCLK_y outputs terminated according to amplitude settings: LVPECL outputs terminated to V_{TT}.

[d] Includes total device power consumption and the power dissipated in external output termination components.

Table 41. LVCMOS DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, or 1.8V) \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[a]}$

Symbol	Paran	neter	Test Conditions	Minimum	Typical	Maximum	Units
	Control inp		IOSI, ADR1/MISO, nI2C/SPI logic, input hysteresis and 3.		nd EXT_SEI	-	
VI	Input voltage			-0.3		V _{DD_V}	V
V _{T+}	Positive-going input threshold voltage			0.660		1.365	V
V _{T-}	Negative-going input threshold voltage			0.495		1.170	V
V _H	Hysteresis voltage		V _{T+} - V _{T-}	0.165		0.780	V
I _{IH}	Input high current	Inputs with pull-down resistor ^[b]	V _{DD V} = 3.3V, V _{IN} = 3.3V			150	μA
		Other inputs ^[c]				5	
Ι _{ΙL}	Input low current	Inputs with pull-down resistor ^b	V _{DD V} = 3.465V, V _{IN} = 0V	-5			μA
		Other inputs ^c		-150			
	Control outputs	ADR1/MISO (when ou	tput), nINT, LOCK configured	to 3.3V (SELSV) = 0, SELS\	/1=0)	
V _{OH}	Output high voltage	ADR1/MISO (when	I _{OH} = -4mA	2.0			V
V _{OL}	Output low voltage	output), nINT, LOCK	I _{OL} = 4mA			0.55	V
	Control outputs	ADR1/MISO (when ou	tput), nINT, LOCK configured	to 1.8V (SELSV) = 1, SELS\	/1=1)	
V _{OH}	Output high voltage		I _{OH} = -4mA	1.35		1.8	V
V _{OL}	Output low voltage		I _{OL} = 4mA			0.45	V
	Cloc	ck outputs QCLK_V, nC	CLK_V configured to LVCM	DS (STYLE_1(1:0] = 1x)		
V _{OH}	Output high voltage		I _{OH} = -8mA	1.35		1.8	V
V _{OL}	Output low voltage		I _{OL} = 8mA			0.45	V

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] nI2C/SPI, ADR1/MISO, EXT_SEL

[c] ADR0/nCS, SCL/SCLK, SDA/MOSI

Table 42. Differential Input DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, or 1.8V) \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[a]}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input high current	Pull-down inputs ^[b]				150	μA
I _{IH}		Pull-down/pull-up inputs ^[C]	V _{DD_V} = V _{IN} = 3.465V			150	μA
		Pull-down inputs ^b		-150			μA
Ι _{ΙL}	Input low current	Pull-down/pull-up inputs ^c	V _{DD_V} = 3.465V, V _{IN} = 0V	-150			μA

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] Non-Inverting inputs: CLK_0, CLK_1, OSC

[c] Inverting inputs: nCLK_0, nCLK_1, nOSC

Table 43. LVPECL DC Characteristics (QCLK_y, STYLE=1), V_{DD_V} = 3.3V ±5%, V_{DDO_V} = (3.3V, 2.5V, or 1.8V) ±5%, T_A = -40°C to +85°C^[a]

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		350mV amplitude setting	V _{DDO_V} - 1.034	V _{DDO_V} - 0.892	V _{DDO_V} - 0.750	V
V	Output high voltage ^{[b] [c]}	500mV amplitude setting	V _{DDO_V} - 1.057	V _{DDO_V} - 0.912	V _{DDO_V} - 0.768	V
V _{OH} Output high voltage		700mV amplitude setting	V _{DDO_V} - 1.092	V _{DDO_V} - 0.950	V _{DDO_V} - 0.808	V
		850mV amplitude setting	V _{DDO_V} - 1.087	V _{DDO_V} - 0.960	V _{DDO_V} - 0.833	V
		350mV amplitude setting	V _{DDO_V} - 1.413	V _{DDO_V} - 1.265	V _{DDO_V} - 1.117	V
V	Output low voltage ^{b c}	500mV amplitude setting	V _{DDO_V} - 1.574	V _{DDO_V} - 1.420	V _{DDO_V} - 1.266	V
V _{OL}	Output low voltage	700mV amplitude setting	V _{DDO_V} - 1.782	V _{DDO_V} - 1.633	V _{DDO_V} - 1.485	V
		850mV amplitude setting	V _{DDO_V} - 1.918	V _{DDO_V} - 1.778	V _{DDO_V} - 1.638	V

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] Outputs terminated with 50 Ω to V_{TT}. See Table 49 for termination voltage V_{TT} values.

[c] 700mV and 850mV amplitude settings are only available at V_{DDO V} \ge 2.5V.

Table 44. LVDS DC Characteristics (QCLK_y, STYLE=0), $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V, \text{ or } 1.8V) \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[a]}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OS} Offset voltage ^{[b] [c]}		350mV amplitude setting	V _{DDO_V} - 1.034	V _{DDO_V} - 0.947	V _{DDO_V} - 0.862	V
	500mV amplitude setting	V _{DDO_V} - 1.133	V _{DDO_V} - 1.045	V _{DDO_V} - 0.961	V	
V _{OS}	Onset Voltage.	700mV amplitude setting	V _{DDO_V} - 1.229	V _{DDO_V} - 1.142	V _{DDO_V} - 1.056	V
		850mV amplitude setting	V _{DDO_V} - 1.316	V _{DDO_V} - 1.226	V _{DDO_V} - 1.138	V
ΔV_{OS}	V _{OS} magnitude change			25	50	mV

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

47

[b] V_{OS} changes with V_{DD}

[c] 700mV and 850mV amplitude settings are only available at V_{DDO_V} $\geq 2.5V$

AC Characteristics

Table 45. AC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $V_{DDO_V} = (3.3V, 2.5V)$, or 1.8V) $\pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{[a]}$ [b]

Symbol	Param	eter	Test Conditions	Minimum	Typical	Maximum	Units
f _{IN}	Input frequency		CLK_n	0.008		250	MHz
f _{VCXO}	VCXO frequency			10	125	250	MHz
f _{PFD, F}	Phase-frequency frequency	detector	FemtoClock NG			250	MHz
f _{VCO}	VCO frequency ra	ange		2400		2500	MHz
			QCLK_y, N=÷1	2400		2500	MHz
			QCLK_y, N=÷2	1200		1250	MHz
			QCLK_y, N=÷4	600		625	MHz
	Quitaut	Integer divider	QCLK_y, N=÷8	300		312.5	MHz
f _{OUT}	four frequency	arviaci	QCLK_ <i>y</i> , N=÷10	240		250	MHz
			QCLK_ <i>y</i> , N=÷16	150		156.25	MHz
			QCLK_ <i>y</i> , N=÷20	120		125	MHz
		Fractional divider	QCLK_E, NE range: 29.99 to 8.33	80		300	MHz
			Integer output divider NA-D			0	ppb
Δf_{OUT}	Output frequency	accuracy	Fractional output divider NE, f _{OUT} = 156.25MHz			10	ppb
V _{IN}	Input voltage amplitude ^[c]	CLK_n		0.15		1.2	V
V_{DIFF_IN}	Differential input voltage amplitude ^{c, [d]}	CLK_n		0.3		2.4	V
V _{CMR}	Common mode input voltage			1.0		V _{DD_V} - (V _{IN} / 2)	V
odc	Output duty cycle		QCLK_y	45	50	55	%
	Output riss/fall tim	a differential	QCLK_y (LVPECL), 20-80%			200	ps
to / te	Output rise/fall tin	ne, umerential	QCLK_y (LVDS), 20-80%			250	ps
t _R / t _F	Output rise/fall tin	ne LVCMOS	QCLK_V, nINT, LOCK, SDA/MOSI, 20- 80%			1.2	ns

Table 45.	AC Characteristics,	$V_{DD V} = 3.3V \pm 5\%, V_{D}$	0 v = (3.3V, 2.5V, or 1.	.8V) ±5%, T _A = -40°C to +85°C ^{[a] [b]}
-----------	---------------------	----------------------------------	--------------------------	--

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		350mV amplitude setting	355	380	406	mV
	LVPECL output voltage swing,	500mV amplitude setting	479	515	551	mV
	peak-to-peak, 156.25MHz	700mV amplitude setting	649	692	734	mV
v [e]		850mV amplitude setting	769	826	884	mV
V _{O(PP)} ^[e]		350mV amplitude setting	710	760	812	mV
	LVPECL differential output	500mV amplitude setting	958	1030	1102	mV
	voltage swing, peak-to-peak, 156.25MHz	700mV amplitude setting	1298	1384	1468	mV
		850mV amplitude setting	1538	1642	1768	mV
		350mV amplitude setting	313	346	378	mV
	LVDS output voltage swing,	500mV amplitude setting	425	479	533	mV
	peak-to-peak, 156.25MHz	700mV amplitude setting	595	656	717	mV
V _{OD} ^[f]		850mV amplitude setting	732	798	864	mV
	LVDS differential output voltage swing, peak-to-peak, 156.25MHz	350mV amplitude setting	626	692	756	mV
		500mV amplitude setting	850	958	1066	mV
		700mV amplitude setting	1190	1312	1434	mV
		850mV amplitude setting	1464	1596	1728	mV
	Output skew ^{[g] [h]}	QCLK_y (same N divider)			70	ps
<i>t</i> sk(o)	All delays set to 0	QCLK_y (any N divider, incident rising edge)			70	ps
t _{D, LOS}	LOS state detected (measured in input reference periods)	f _{IN} = 125MHz			2	T _{IN}
t _{D, LOCK}	PLL lock detect	PLL re-lock time after a short-term holdover scenario. Measured from LOS to both PLLs lock-detect asserted; hold-off timer = TBD, VCXO-PLL bandwidth = 100Hz, initial frequency error <200ppm.			300	ms
t _{D, RES}	PLL lock residual time error	Refer to PLL lock detect t _{D,LOCK} . Reference point: final value of clock output phase after all phase transitions settled.			20	ns
Δf_{HOLD}	Holdover accuracy	Maximum frequency deviation during a holdover duration of 200ms and after the clock re-validate event			±5	ppm

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] VCXO-PLL bandwidth = 100Hz.

[c] $~V_{IL}$ should not be less than -0.3V and V_{IH} should not be greater than VDD_ $\!\nu$

RENESAS

- [d] Common Mode Input Voltage is defined as the cross-point voltage.
- [e] LVPECL outputs terminated with 50Ω to V_{DDO_V} 1.5V (350mV amplitude setting), V_{DDO_V} 1.75V (500mV amplitude setting), V_{DDO_V} 2.0V (700mV amplitude setting), V_{DDO_V} 2.25V (850mV amplitude setting).
- [f] LVDS outputs terminated 100Ω across terminals.
- [g] This parameter is defined in accordance with JEDEC standard 65.
- [h] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

Clock Phase Noise Characteristics

Table 46. Clock Phase Noise Characteristics (f_{VCXO} =125MHz), V_{DD_V} = 3.3V ±5%, V_{DDO_V} = (3.3V, 2.5V, or 1.8V) ±5%, T_A = -40°C to +85°C^[a] ^[b] ^[c]

Symbol	Parame	eter	Test Conditions	Minimum	Typical	Maximum	Units
	Clock RMS	156.25MHz	Integration range: 12kHz–20MHz		92	113	fs
<i>l</i> jit(Ø)	phase jitter (Random)	250MHz	Integration range: 12kHz–20MHz		75	85	fs
Φ _N (10)			10Hz offset (determined by VCXO)		-73		dBc/Hz
Φ _N (100)			100Hz offset (determined by VCXO)		-92		dBc/Hz
Φ _N (1k)	Clock		1kHz offset from carrier		-116	-110	dBc/Hz
$\Phi_{\sf N}(10k)$	single-side band	500MHz	10kHz offset from carrier		-131	-125	dBc/Hz
$\Phi_{\sf N}(100k)$	phase noise	00011112	100kHz offset from carrier		-135	-134	dBc/Hz
Φ _N (1M)	(Integer divider)		1MHz offset from carrier		-146	-142	dBc/Hz
Φ _N (≥10M)		≥10MHz offset from carrier and noise floor		-157	-153	dBc/Hz	
Φ _N (10)			10Hz offset (determined by VCXO)		-78		dBc/Hz
Φ _N (100)			100Hz offset (determined by VCXO)		-98		dBc/Hz
Φ _N (1k)	Clock		1kHz offset from carrier		-122	-119	dBc/Hz
$\Phi_{N}(10k)$	single-side band	250MHz	10kHz offset from carrier		-137	-133	dBc/Hz
$\Phi_{N}(100k)$	phase noise	20010112	100kHz offset from carrier		-141	-140	dBc/Hz
Φ _N (1M)	(Integer divider)		1MHz offset from carrier		-152	-150	dBc/Hz
Φ _N (≥10M)			≥10MHz offset from carrier and noise floor		-160	-155	dBc/Hz
Φ _N (10)			10Hz offset (determined by VCXO)		-83		dBc/Hz
Φ _N (100)			100Hz offset (determined by VCXO)		-102		dBc/Hz
Φ _N (1k)	Clock		1kHz offset from carrier		-126	-122	dBc/Hz
$\Phi_{\sf N}(10k)$	single-side band	156.25MHz	10kHz offset from carrier		-140	-136	dBc/Hz
$\Phi_{\sf N}(100{\sf k})$	phase noise ¹⁵⁶ (Integer divider)	100.200012	100kHz offset from carrier		-145	-144	dBc/Hz
$\Phi_{N}(1M)$			1MHz offset from carrier		-155	-152	dBc/Hz
Φ _N (≥10M)			≥10MHz offset from carrier and noise floor		-161	-157	dBc/Hz

Table 46. Clock Phase Noise Characteristics (f_{VCXO} =125MHz), V_{DD_V} = 3.3V ±5%, V_{DDO_V} = (3.3V, 2.5V, or 1.8V) ±5%, T_A = -40°C to +85°C^[a] ^[b] ^[c]

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
Φ _N (10)			10Hz offset (determined by VCXO)		-84		dBc/Hz
Φ _N (100)			100Hz offset (determined by VCXO)		-104		dBc/Hz
Φ _N (1k)	Clock		1kHz offset from carrier		-128	-125	dBc/Hz
$\Phi_{N}(10k)$	single-side band	125MHz	10kHz offset from carrier		-143	-138	dBc/Hz
$\Phi_{N}(100k)$	phase noise (Integer divider)		100kHz offset from carrier		-147	-146	dBc/Hz
Φ _N (1M)			1MHz offset from carrier		-156	-152	dBc/Hz
Φ _N (≥10M)			≥10MHz offset from carrier and noise floor		-161	-155	dBc/Hz

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] Phase noise specifications are applicable for all outputs active, Nx not equal.


[c] VCXO characteristics: Epson VG-4513 at 125MHz and phase noise: -129dBc/Hz at 1kHz, -147dBc/Hz at 10kHz offset, -151dBc/Hz at 100kHz offset

Conditions for Phase Noise Characteristics

VCXO characteristics: Epson VG-4513 at f = 125MHz and phase noise: -129dBc/Hz at 1kHz, -147dBc/Hz at 10kHz offset, -151dBc/Hz at 100kHz offset.

- Input reference frequency: 125MHz
- VCXO-PLL bandwidth: 25Hz
- VCXO-PLL charge pump current: 0.45mA
- FemtoClock-NG PLL bandwidth: 182kHz
- $V_{DD V} = V_{DD V} = 3.3V, T_A = 25^{\circ}C$

Figure 9. 500MHz Output Phase Noise






Figure 10. 312.5MHz Output Phase Noise

-130.0

-140.0

-150.0

-160.0


-170.0

-180.0

ħ

100

余



100

4.3420 dBm

4

10k

5

100k

∆ 6

<u>₹</u>M

7

10M





Figure 12. 156.25MHz Output Phase Noise

Figure 13. 125MHz Output Phase Noise



Thermal Characteristics

Table 47. Thermal Resistance for 81-FPBGA Package^[a]

Multi-Layer PCB, JEDEC Standard Test Board				
Symbol	Thermal Parameter	Condition	Value	Unit
Θ _{JA}	Junction to ambient	0 m/s air flow	45.1	°C/W
		2 m/s air flow	39.1	°C/W
Θ_{JC}	Junction to case		17.8	°C/W
Θ _{JB}	Junction to board ^[b]		13.2	°C/W

[a] Standard JEDEC 2S2P multilayer PCB.

[b] Thermal model where the heat dissipated in the component is conducted through the board. T_B is measured on or near the component lead.

Temperature Considerations

The 8V19N474 supports applications in a natural convection environment as long as the junction temperature does not exceed the specified junction temperature, T_J . In applications where the heat dissipates through the PCB, Θ_{JB} is the correct metric to calculate the junction temperature. The following calculation uses the junction-to-board thermal characterization parameter, Θ_{JB} , to calculate the junction temperature, T_J . Care must be taken to not exceed the maximum allowed junction temperature T_J of 125 °C.

The junction temperature, T_J , is calculated using the following equation:

$$T_{J} = T_{B} + P_{TOT} \times \theta_{JB}$$

where:

- T_J is the junction temperature at steady state conditions in °C
- T_B is the board temperature at steady state condition in °C, measured on or near the component lead
- Θ_{JB} is the thermal characterization parameter to report the difference between T_J and T_B
- P_{TOT} is the total device power dissipation

Application power dissipation scenarios: Applications may use device settings that result in a lower power dissipation than the maximum power scenario. The 8V19N474 is a multi-functional, high-speed device that targets a variety of applications. Since this device is highly programmable with a broad range of settings and configurations, the power consumption will vary as settings and configurations are changed. Table 48 shows the typical current consumption and total device power consumption along with the junction temperature for the test cases shown in Table 40. The table also displays the maximum board temperature for the Θ_{JB} model.

RENESAS

Reducing power consumption: The output state (on/off) and the output amplitude have the largest impact on the device power consumption and the junction temperature: setting the output amplitude to lower voltages and supplying the outputs by 1.8V reduces power consumption. Unused and periodically unused outputs and inputs should be turned off in phases of inactivity to reduce power. For any given divider setting, the clock frequency has no impact on the device power consumption of the device.

Table 48	. Typical Device Power	Dissipation and Junction Temperature
----------	------------------------	--------------------------------------

		Device		Θ_{JB} Thermal Model	
Test		I _{DD_TOT}	P _{TOT}	TJ ^[b]	T _{B, MAX} ^[c]
Case ^[a]	Output Configuration	mA	W	°C	°C
1	QCLK_A-D: LVDS, 700mV, VDDO=3.3V	572	1.88	109.8	100.2
2	QCLK_A-D: LVDS, 850mV, VDDO=3.3V	627	2.06	112.2	97.8
3	QCLK_A-E: LVPECL, 850mV, VDDO=3.3V	660	1.83	109.2	100.8
4	QCLK_A-E: LVPECL, 700mV, VDDO=3.3V	634	1.76	108.2	101.8
5	QCLK_A-E: LVPECL/LVDS, 500mV, VDDO=1.8V/3.3V	578	1.66	106.9	103.1
6	QCLK_A-E: LVPECL/LVDS, 350mV, VDDO=1.8V/3.3V	540	1.64	106.6	103.4

[a] See Table 40 for device settings.

[b] Junction temperature at board temperature T_B=85°C

[c] Maximum board temperature for junction temperature <125°C: $T_{B, MAX} = T_{J, MAX} - \Theta_{JB} \times P_{TOT}$

Applications Information

Output Termination

LVPECL-Style Outputs

Differential outputs configured to LVPECL-style are of open-emitter type and require a termination with a DC current path to GND. This section displays parallel and thevenin termination, Y-termination, and source termination for various output supply (V_{DDO_V}) and amplitude settings. V_{TT} is the termination voltage.

Figure 14. LVPECL Parallel Termination 1




Table 49. Termination Voltage V_{TT} for $\ensuremath{\mathsf{Figure}}\xspace{14^{[a]}}$

LVPECL Amplitude (mV)	V _{TT} (V)
350	V _{DDO_V} - 1.60
500	V _{DDO_V} - 1.75
700	V _{DDO_V} - 1.95
850	V _{DDO_V} - 2.10

[a] Output power supplies supporting 3.3V, 2.5V and 1.8V are VDDO_QCLKA, VDDO_QCLKB, VDDO_QCLKC and VDDO_QCLKD.

Figure 15. LVPECL Parallel Termination 2




Table 50. Termination Resistor Values for Figure 15

V _{DDO_V} (V) ^[a]	LVPECL Amplitude (mV)	R1, R3 (Ω)	R2, R4 (Ω)
3.3	350	97.1	103.1
	500	106.5	94.3
	700	122	84.6
	850	137.5	78.6
2.5	350	138.8	78.1
	500	166.7	71.4
	700	227.3	64.1
	850	312.5	59.5
1.8	350	450	56.3
	500	-	50

[a] Output power supplies supporting 3.3V, 2.5V and 1.8V are VDDO_QCLKA, VDDO_QCLKB, VDDO_QCLKC, and VDDO_QCLKD.

RENESAS

Figure 16. LVPECL Y-Termination




Table 51. Termination Resistor Values for Figure 16

V _{DDO_V} (V) ^[a]	LVPECL Amplitude (mV)	R3 (Ω)
3.3	350, 500, 700, 850	50
2.5	350, 500, 700, 850	18
1.8	350, 500	0

[a] Output power supplies supporting 3.3V, 2.5V and 1.8V are VDDO_QCLKA, VDDO_QCLKB, VDDO_QCLKC, and VDDO_QCLKD.

Figure 17. LVPECL Source Termination




 Table 52.
 Termination Resistor Values for Figure 17

V _{DDO_V} (V) ^[a]	LVPECL Amplitude (mV)	R1, R2 (Ω)
3.3	350, 500, 700, 850	100–200
2.5	350, 500, 700, 850	80–150
1.8	350	50–100

[a] Output power supplies supporting 3.3V, 2.5V and 1.8V are VDDO_QCLKA, VDDO_QCLKB, VDDO_QCLKC, and VDDO_QCLKD.

RENESAS

LVDS-Style Outputs

LVDS-style outputs support fully differential terminations. LVDS does not require board-level, pull-down resistors for DC termination. Figure 18 and Figure 19 show typical termination examples with DC coupling for the LVDS style driver. In these examples, the receiver is high-input impedance without built-in termination. LVDS-style with a differential termination is preferred for best common-mode rejection and lowest device power consumption.

Figure 18. LVDS Termination





Figure 19. LVDS Termination (Alternative)



Power Supply Design and Recommended Application Schematics

Please refer to the 8V19N474 Hardware Design Guide for comprehensive information about power supply and isolation, loop filter design for VCXO and VCO, schematics, input and output interfaces/terminations and an example schematics. This guide shows a recommended power supply filter schematic in which the 8V19N474 is operated at V_{DD_V} = 3.3V (the output supply voltages of V_{DDO_V} = 3.3V, 2.5V, and 1.8V are supported). This example focuses on power supply connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set for the application.

As with any high-speed analog circuitry, the power supply pins are vulnerable to board supply or device generated noise. The 8V19N474 requires an external voltage regulator for the V_{DD_V} pins for isolation of board supply noise. This regulator (example component: PS7A8300RGT) is indicated in the schematic by the power supply, VREG_3.3V. Consult the voltage regulator specification for details of the required performance. To achieve optimum jitter performance, power supply isolation is required to minimize device generated noise. The VDD_LCF terminal requires the cleanest power supply. The device provides separate power supplies to isolate any high switching noise from coupling into the internal PLLs and into other outputs as shown. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1µF and 0.01µF capacitors in each power pin filter should be placed on the device side.

The other components can be on the opposite side of the PCB. Pull-up and pull-down resistors to set configuration pins can all be placed on the PCB side opposite the device side to free up device side area if necessary. Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/81-fpbga-package-outline-drawing-80-x-80-x-135-mm-body-08mm-pitch-bfbfg81d1

Ordering Information

Orderable Part Number	Package	Shipping Packaging	Temperature
8V19N474BFGI	8 × 8 mm 81-FPBGA	Tray	-40°C to +85°C
8V19N474BFGI8	0 ^ 0 IIIII 01-FFBGA	Tape and Reel	-40 C 10 +65 C

Marking Diagram

IDT 8V19N474 BFGI #YYWW**\$**

LOT COO

- 1. Line 1 indicates the prefix.
- 2. Line 2 indicates the part number.
- 3. Line 3 indicates the package part number code.
- 4. Line 4:
 - "YYWW" is the last digit of the year and week that the part was assembled.
- #: denotes sequential lot number.
- \$: denotes mark code.

RENESAS

Glossary

Abbreviation	Description
Index n	Denominates an clock input. Range: 0 to 1
Index x	Denominates a channel, channel frequency divider and the associated configuration bits. Range: A, B, C, D
Index y	Denominates a QCLK output and associated configuration bits. Range: A0, A1, A2, B0, B1, B2, C0, C1, D0, D1
VDD_v	Denominates core voltage supply pins. Range: VDD_QCLKA, VDD_QCLKB, VDD_QCLKC, VDD_QCLKD, VDD_QCLKE, VDD_SPI, VDD_INP, VDD_LCV, VDD_LCF, VDD_CPV, VDD_CPF, and VDD_OSC
VDDO_v	Denominates output voltage supply pins. Range: VDDO_QCLKA, VDDO_QCLKB, VDDO_QCLKC and VDDO_QCLKD
status_condition	Status conditions are: LOLV (Loss of VCXO-PLL lock), LOLF (Loss of FemtoClock NG-PLL lock) and LOS (Loss of Input Signal)
[]	Index brackets describe a group associated with a logical function or a bank of outputs
{}	List of discrete values
Suffix V	Denominates a function associated with the VCXO-PLL
Suffix F	Denominates a function associated with the 2nd stage PLL (FemtoClock NG)

Revision History

Revision Date	Description of Change
May 15, 2018	Added Figure 10 (312.5MHz Output Phase Noise)
	 Updated the Package Outline Drawings; however, no technical changes
November 12, 2017	Removed "QCLK_y, N=+25" from Table 45
April 9, 2017	 Removed footnote [a] from Table 2 Updated Table 3 Updated footnote [a] in Table 15 Updated the default information for SELSV1 and SELSV0 in Table 22 Updated the description of INT_SEL in Table 28 Updated various descriptions in Table 34
March 29, 2017	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.