RENESAS

9QXL2001C

20-Output Enhanced DB2000QL

The 9QXL2001C is an enhanced-performance 9QXL2001B with ultra-low-additive phase jitter for PCIe Gen5, Gen6 and UPI applications. The 9QXL2001C also reduces propagation delay by approximately 50% with respect to the 9QXL2001B.

PCIe Clocking Architectures

- Common Clocked (CC)
- Independent Reference (IR) SRNS, SRIS

Applications

- Servers, Storage, Networking, Accelerators
- Key Specifications
- Output-to-output skew: < 50ps
- PCIe Gen5 additive phase jitter: 6fs RMS
- PCIe Gen6 additive phase jitter: 4fs RMS
- DB2000Q additive phase jitter: 10fs RMS
- 12kHz–20MHz additive jitter: 23fs RMS at 156.25MHz
- Propagation delay: 1.4ns typical

Features

- 8 OE# pins provide hardware control of 8 outputs
- SMBus allows software control of each output
- 25MHz Side-Band Interface allows real-time control of all 20 outputs
- Outputs remain Low/Low when powered up with floating input clock
- Power Down Tolerant (PDT) inputs
- 85Ω Low-Power HCSL (LP-HCSL) outputs:
- Eliminate 80 resistors, saving 130 mm² of area
- Power consumption reduced by 50%
- 9 selectable SMBus addresses
- Spread spectrum compatible
- \cdot 6.00 \times 6.00 mm dual-row 80-VFQFPN
- \cdot -40° to +105°C, 3.3V ±10% operation

Figure 1. Bock Diagram

Contents

1. Pin Information

1.1 Signal Types

Table 1. Signal Types

Note: Some pins have both internal pull-up and pull-down resistors which bias the pins to VDD/2.

1.2 Pin Assignments

Note: Pins with a ^ prefix have an internal pull-up resistor.

Pins with a v prefix have an internal pull-down resistor.

Pins with a [^]v prefix have an internal pull-up/down resistor biasing network.

Figure 2. Pin Assignments ‒ Top View

1.3 Pin Descriptions

Table 2. Pin Descriptions

Table 2. Pin Descriptions (Cont.)

Table 2. Pin Descriptions (Cont.)

Table 2. Pin Descriptions (Cont.)

2. Specifications

2.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

1. Confirmed by design and characterization, not 100% tested in production.

2. Operation under these conditions is neither implied nor guaranteed.

3. Not to exceed 3.9V.

2.2 Thermal Specifications

Table 3. Thermal Characteristics

1. EPAD soldered to board.

2.3 Electrical Specifications

 $T_A = T_{AMB}$. Supply voltages per normal operation conditions; see [Test Loads](#page-16-0) for loading conditions.

Table 4. SMBus

Table 4. SMBus (Cont.)

1. Confirmed by design and characterization, not 100% tested in production.

2. The device must be powered up with CKPWRGD_PD# = '1' for the SMBus to be active.

3. Control input must be monotonic from 20% to 80% of input swing.

4. Time from deassertion until outputs are > 200mV.

5. DIF_IN input.

Table 5. DIF_IN Clock Input Parameters

1. Confirmed by design and characterization, not 100% tested in production.

2. Slew rate measured through ±75mV window centered around differential zero.

Table 6. Input/Supply/Common Parameters

Table 6. Input/Supply/Common Parameters (Cont.)

1. Confirmed by design and characterization, not 100% tested in production.

2. DIF_IN input.

3. Time from deassertion until outputs are > 200mV.

4. Control input must be monotonic from 20% to 80% of input swing.

Table 7. Side-Band Interface

1. Confirmed by design and characterization, not 100% tested in production.

2. Refers to device differential input clock.

3. Control input must be monotonic from 20% to 80% of input swing.

Table 8. LP-HCSL Outputs Driving High Impedance Receiver at 100MHz

1. At default SMBus settings.

- 2. Includes 300mV of overshoot for Vmax and 300mV of undershoot for Vmin.
- 3. Confirmed by design and characterization, not 100% tested in production.
- 4. Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).
- 5. Measured from differential waveform.
- 6. Slew rate is measured through the Vswing voltage range centered around differential 0 V. This results in a ±150mV window around differential 0V.
- 7. Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
- 8. The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting ?-Vcross to be smaller than Vcross absolute.

Table 9. Current Consumption

Table 10. Skew and Differential Jitter Parameters

1. Measured into fixed 2pF load cap. Input to output skew is measured at the first output edge following the corresponding input. Default SMBus settings unless otherwise noted.

2. Measured from differential cross-point to differential cross-point.

3. All input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

4. Measured with scope averaging on to find mean value.

5. Confirmed by design and characterization, not 100% tested in production.

- 6. Measured from differential waveform.
- 7. This is the amount of input-to-output delay variation with respect to temperature. This is equivalent to 250ps from -40°C to +85°C.

8. Duty cycle distortion is the difference in duty cycle between the output and the input clock.

Table 11. PCIe Refclk Phase Jitter - Normal Conditions [1]

1. Differential input swing = 1600mV and input slew rate = 3.5V/ns.

2. The Refclk jitter is measured after applying the filter functions found in the PCI Express Base Specification 6.0, Revision 0.9. For the exact measurement setup, see Test Loads in the data sheet. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

- 3. Jitter measurements should be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements can be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 4. The RMS sum of the source jitter and the additive jitter (arithmetic sum for PCIe Gen1) must be less than the jitter specification listed.
- 5. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 6. Note that 700fs RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. Note that 250fs RMS is to be used in channel simulations to account for additional noise in a real system.
- 8. Note that 150fs RMS is to be used in channel simulations to account for additional noise in a real system.
- 9. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, therefore, the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user can choose to use this more relaxed value as the jitter limit.

Table 12. PCIe Refclk Phase Jitter - Degraded Conditions [1]

1. Differential input swing = 800mV and input slew rate = 1.5V/ns.

2. The Refclk jitter is measured after applying the filter functions found in the PCI Express Base Specification 6.0, Revision 0.9. For the exact measurement setup, see Test Loads in the data sheet. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

- 3. Jitter measurements should be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements can be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 4. The RMS sum of the source jitter and the additive jitter (arithmetic sum for PCIe Gen1) must be less than the jitter specification listed.
- 5. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 6. Note that 700fs RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. Note that 250fs RMS is to be used in channel simulations to account for additional noise in a real system.
- 8. Note that 150fs RMS is to be used in channel simulations to account for additional noise in a real system.

9. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS jitter values; it does not provide specification limits, therefore, the reference to this footnote in the Limit column. SRIS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user can choose to use this more relaxed value as the jitter limit.

Table 13. Non-PCIe Refclk Phase Jitter

1. Differential input swing = 1600mV and input slew rate = 3.5V/ns.

- 2. See [Test Loads](#page-16-0) for test configuration.
- 3. SMA100B used as signal source.
- 4. The 9QXL2001C meets all legacy QPI/UPI specifications by meeting the PCIe and DB2000Q specifications listed in this document.
- 5. The RMS sum of the source jitter and the additive jitter (arithmetic sum for PCIe Gen1) must be less than the jitter specification listed.
- 6. Differential input swing = 800mV and input slew rate = 1.5V/ns.

3. Output Control

		Traditional Interface		Side-Band Interface		Outputs
CKPWRGD_PD#	DIF_IN	OEx bit Byte[2:0]	OEx# Pin	MASKx Byte[10:8]	Qx	DIFX
0	х	$\check{ }$	X		х	Low/Low
	Running	O	x	x	x	Low/Low
				х	X	Running
				x	X	Low/Low
	Stopped			х	х	Stopped
					X	Low/Low

Table 14. Output Control (SBEN = 0)

Traditional Interface Side-Band Interface Outputs CKPWRGD_PD# DIF_IN OEx bit Byte[2:0] OEx# Pin MASKx Byte[10:8] Qx DIFx 0 | X | X | X | X | X | Low/Low 1 Running X X 0 0 Low/Low $X \qquad | \qquad X \qquad | \qquad 0 \qquad | \qquad 1 \qquad |$ Running $X \qquad | \qquad X \qquad | \qquad 1 \qquad | \qquad X \qquad |$ Running 1 Stopped X X 0 0 Dow/Low $X \qquad | \qquad X \qquad | \qquad 0 \qquad | \qquad 1 \qquad | \qquad$ Stopped $X \qquad | \qquad X \qquad | \qquad 1 \qquad | \qquad X \qquad | \qquad$ Stopped

Table 15. Output Control (SBEN = 1)

4. Power Management

Table 16. Power Connections

5. Output Enable Control on 9QXL2001C (DB2000QL)

5.1 Traditional Method

The 20-output 9QXL2001C has two methods for enabling and disabling outputs. The first is the traditional method of OE# pins and SMBus output enable bits. Outputs 5 through 12 have dedicated output enable pins and each of the 20 outputs have dedicated SMBus output enable bits in Bytes[0:2] of the SMBus register set.

5.2 Side-Band Interface

The second method is a simple 3-wire serial interface referred to as the Side-Band Interface (SBI). This interface consists of DATA, CLK and SHFT_LD# pins. When the SHFT_LD# pin is high, the rising edge of CLK can shift DATA into the shift register. After shifting data, the falling edge of SHFT_LD# clocks the shift register contents to the Output register.

Both the SBI and the traditional interface feed common output enable/disable synchronization logic ensuring glitch free enable and disable of outputs, regardless of the method used.

Both interfaces are not active at the same time, and the SBEN pin selects which interface is active. Tying the SBEN high enables the SBI. Tying the SBEN pin low enables the traditional OE# pin/SMBus output enable interface. When the SBI is enabled, OE[7:9, 11,12]# are disabled and DATA, CLK and SHFT_LD# are enabled on OE5#, OE6# and OE10# respectively. Additionally, SMBus registers for masking off the disable function of the shift register (0 value of a bit) become active. When set to a one, the mask register forces its respective output to 'enabled'. This prevents accidentally disabling critical outputs when using the SBI.

An SMBus read back bit in Byte 4 indicates which output enable control interface is enabled.

When the SBI is enabled, and power has been applied, the SBI is active, even if the CKPWRGD PD# pin indicates the part is in power down. This allows loading the shift register and transferring the contents to the output register before the assertion of CKPWRGD. Note that the mask registers are part of the normal SMBus interface and cannot be accessed when the CKPWRGD PD# is low. [Figure](#page-15-0) 3 provides a functional description of the SBI.

The SBI and the traditional SMBus output enable registers both default to the 'output enabled' state at power-up. The mask registers default to zero at power-up, allowing the shift register bits to disable their respective output. See [Figure](#page-15-0) 3.

Figure 3. Side-Band Interface Control Logic – Functional Description

[Figure](#page-15-1) 4 shows the basic timing of the side-band interface. The SHFT LD# pin goes high to enable the CLK input. Next, the rising edge of CLK clocks enable DATA into the shift register. After the 20th clock, stop the clock low and drive the SHFT_LD# pin low. The falling edge of SHFT_LD# clocks the shift register contents to the output register, enabling or disabling the outputs. Always shift 20 bits of data into the shift register to control the outputs.

Figure 4. Side-Band Interface Functional Timing

The SBI interface supports clock rates up to 25MHz. Multiple devices may share CLK and DATA pins. Dedicating a SHFT_LD# pin to each devices allows its use as a chip-select pin. When the SHFT_LD# pin is low, the 9QXL2001 ignores any activity on the CLK and DATA pins.

6. Test Loads

Figure 5. AC/DC Test Load for Differential Outputs (Standard PCIe Source-Termination)

Figure 6. Test Load for Additive Phase Jitter Measurements

Note: PCIe Gen6 specifies L = 0cm for 32 and 64 GT/s. L = 25.4cm is more conservative.

6.1 Alternate Terminations

The LP-HCSL output can easily drive other logic families. See "AN-891 Driving LVPECL, LVDS, and CML Logic [with "Universal" Low-Power HCSL Outputs"](https://www.idt.com/document/apn/891-driving-lvpecl-lvds-and-cml-logic-idts-universal-low-power-hcsl-outputs) for termination schemes for LVPECL, LVDS, CML and SSTL.

7. General SMBus Serial Interface Information

7.1 How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- **Controller (host) sends the byte count =** X
- Renesas clock will **acknowledge**
- Controller (host) starts sending Byte **N through Byte N+X-1**
- Renesas clock will **acknowledg**e each byte **one at a time**
- Controller (host) sends a stop bit

7.2 How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will **acknowledge**
- **Renesas clock will send the data byte count =** X
- Renesas clock sends Byte **N+X-1**
- Renesas clock sends **Byte 0 through Byte X (if X(H) was written to Byte 8)**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

7.3 SMBus Addressing

Table 18. SMBus Address Selection

SMBus Table: Output Enable Register (functional only when SBEN = 0)

SMBus Table: Output Enable Register (functional only when SBEN = 0)

SMBus Table: Output Enable Register (functional only when SBEN = 0)

SMBus Table: OE# Pin Readback Register

SMBus Table: SBEN Readback Register

SMBus Table: Vendor and Revision ID Register

SMBus Table: Device ID

SMBus Table: Byte Count Register

SMBus Table: Side-Band Mask Register (functional only when SBEN = 1)

SMBus Table: Side-Band Mask Register (functional only when SBEN = 1)

SMBus Table: Side-Band Mask Register (functional only when SBEN = 1)

Bytes 11 through 19 are Reserved.

R31DS0090EU0109 Rev.1.09

RENESAS Sep 27, 2024

SMBus Table: Amplitude Configuration Register

SMBus Table: PD_RESTORE

8. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

9. Marking Diagram

10. Ordering Information

1. "C" is the device revision designator (will not correlate with the datasheet revision).

2. "G" designates PB-free configuration, RoHS compliant.

3. "n" is an alphanumeric character for specific customer requests or tracking.

Table 19. Pin 1 Orientation in Tape and Reel Packaging

11. Revision History

Package Outline Drawing

Package Code: NHG80P1 80-VFQFPN 6.00 x 6.00 x 0.80 mm Body 0.50mm Pitch PSC-4496-01, Rev 01, Created: Jan 19, 2022

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.