

HI-546/883, HI-547/883

Single 16/Differential 8-Channel CMOS Analog Multiplexers with Active Overvoltage Protection

FN7994
Rev 1.00
Nov 19, 2014

The HI-546/883 and HI-547/883 are analog multiplexers with active overvoltage protection and guaranteed r_{ON} matching. Analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. Active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers.

Analog inputs can withstand constant $70V_{P-P}$ levels with $\pm 15V$ supplies. Digital inputs will also sustain continuous faults up to 4V greater than either supply. In addition, signal sources are protected from short circuiting should multiplexer supply loss occur. Each input presents $1k\Omega$ of resistance under this condition. These features make the HI-546/883 and HI-547/883 ideal for use in systems where the analog inputs originate from external equipment or separately powered circuitry. Both devices are fabricated with 44V dielectrically isolated CMOS technology. The HI-546/883 is a single 16-channel, and the HI-547/883 is an 8-channel differential version. If input overvoltage protection is not needed, the HI-506/883 and HI-507/883 multiplexers are recommended. For further information see application note [AN520](#).

Features

- This circuit is processed in accordance to MIL-STD-883 and is fully conformant under the provisions of Paragraph 1.2.1.
- No channel interaction during overvoltage
- Guaranteed r_{ON} matching
- 44V maximum power supply
- Break-before-make switching
- Analog signal range $\pm 15V$
- Access time (max) $1.0\mu s$
- Power dissipation (max) $45mW$

Applications


- Data acquisition systems
- Control systems
- Telemetry

Ordering Information


PART #	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HI1-0546/883	HI1-546/883	-55 to +125	28 Ld CerDIP	F28.6
HI4-0546/883	HI4-0546 /883	-55 to +125	28 Ld CLCC	J28.A
HI1-0547/883	HI1-547/883	-55 to +125	28 Ld CerDIP	F28.6
HI4-0547/883	HI4-0547 /883	-55 to +125	28 Ld CLCC	J28.A

Pin Configurations


HI-546/883
(28 LD CERDIP)
TOP VIEW




HI-547/883
(28 LD CERDIP)
TOP VIEW




HI-546/883
(28 LD CLCC)
TOP VIEW



HI-547/883
(28 LD CLCC)
TOP VIEW




Functional Diagrams



TRUTH TABLE HI-546/883

A ₃	A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	X	L	None
L	L	L	L	H	1
L	L	L	H	H	2
L	L	H	L	H	3
L	L	H	H	H	4
L	H	L	L	H	5
L	H	L	H	H	6
L	H	H	L	H	7
L	H	H	H	H	8
H	L	L	L	H	9
H	L	L	H	H	10
H	L	H	L	H	11
H	L	H	H	H	12
H	H	L	L	H	13
H	H	L	H	H	14
H	H	H	L	H	15
H	H	H	H	H	16



TRUTH TABLE HI-547/883

A ₂	A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

Absolute Maximum Ratings

Voltage Between Supply Pins	44V
+V _{SUPPLY} to Ground	22V
-V _{SUPPLY} to Ground	25V
Analog Input Voltage, +V _S	+V _{SUPPLY} +20V
-V _S	-V _{SUPPLY} -20V
Digital Input Voltage, +V _{EN} , +V _A	+V _{SUPPLY} +4V
-V _{EN} , -V _A	-V _{SUPPLY} +4V
	or 20mA, whichever occurs first
Continuous Current, S or D	20mA
Peak Current, S or D (Pulsed at 1ms, 10% Duty Cycle Max)	40mA
ESD Classification	≤2000V

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)
CerDIP Package (Notes 1, 2)	50	18
CLCC Package (Notes 1, 2)	81	20
Power Dissipation		
CerDIP Package	2.0W	
CLCC Package	1.23W	
Power Dissipation Derating Factor (Above +75 °C)		
CerDIP Package	20.0mW/°C	
CLCC Package	12.3mW/°C	
Junction Temperature	+175 °C	
Storage Temperature Range	-65 °C to +150 °C	
Lead Temperature (Soldering 10s)	+275 °C	

Recommended Operating Conditions

Operating Temperature Range	-55 °C to +125 °C
Operating Supply Voltage ($\pm V_{SUPPLY}$)	$\pm 15V$
Analog Input Voltage (V _S)	$\pm V_{SUPPLY}$
Logic Low Level (V _{AL})	0V to 0.8V
Logic High Level (V _{AH})	+4V to +V _{SUPPLY}
Max RMS Current, S or D	8mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
2. For θ_{JC} , the "case temp" location is the center of the ceramic on the package underside.

TABLE 1. D.C. ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 4.0V, V_{REF} (Pin 13) = OPEN, unless otherwise specified.

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE (°C)	MIN	MAX	UNITS
Input Leakage Current	I _{IH}	Measure inputs sequentially, connect all unused inputs to GND	1, 2, 3	+25, +125, -55	-1.0	1.0	μA
	I _{IL}		1, 2, 3	+25, +125, -55	-1.0	1.0	μA
Source "OFF" Leakage Current	+I _{S(OFF)}	V _S = +10V, V _D = -10V, V _{EN} = 0.8V, All unused inputs = -10V	1	+25	-10	10	nA
			2, 3	+125, -55	-50	50	nA
	-I _{S(OFF)}	V _S = -10V, V _D = +10V, V _{EN} = 0.8V, All unused inputs = +10V	1	+25	-10	10	nA
			2, 3	+125, -55	-50	50	nA
Drain "OFF" Leakage Current	+I _{D(OFF)}	V _D = +10V, V _{EN} = 0.8V, All unused inputs = -10V	1	+25	-10	10	nA
			2, 3	+125, -55	-300	300	nA
			2, 3	+125, -55	-200	200	nA
	-I _{D(OFF)}	V _D = -10V, V _{EN} = 0.8V, All unused inputs = +10V	1	+25	-10	10	nA
			2, 3	+25 to +125	-300	300	nA
			2, 3	+125, -55	-200	200	nA
Channel "ON" Leakage Current	+I _{D(ON)}	V _{IN} (selected channels) = V _D = +10V V _S = unused inputs = -10V	1	+25	-10	10	nA
			2, 3	+125, -55	-300	300	nA
			2, 3	+125, -55	-200	200	nA
	-I _{D(ON)}	V _{IN} (selected channels) = V _D = -10V V _S = unused inputs = +10V	1	+25	-10	10	nA
			2, 3	+125, -55	-300	300	nA
			2, 3	+125, -55	-200	200	nA

TABLE 1. D.C. ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 4.0V, V_{REF} (Pin 13) = OPEN, unless otherwise specified.

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE (°C)	MIN	MAX	UNITS
Overvoltage Protected, Leakage Current Into the Drain Terminal of an "OFF" Switch	I _{D(OFF)} Overvoltage	V _S = 33V, V _D = 0V, V _{EN} = 0.8V V _S applied at ≤25% duty cycle	1, 2, 3	+25, +125, -55	-2.0	2.0	μA
		V _S = -33V, V _D = 0V, V _{EN} = 0.8V V _S applied at ≤25% duty cycle	1, 2, 3	+25, +125, -55	-2.0	2.0	μA
Positive Supply Current	+I	V _A = 0V, V _{EN} = 4.0V	1, 2, 3	+25, +125, -55	-	2.0	mA
Negative Supply Current	-I	V _A = 0V, V _{EN} = 4.0V	1, 2, 3	+25, +125, -55	-1.0	-	mA
Standby Positive Supply Current	+I _{SBY}	V _A = 0V, V _{EN} = 0V	1, 2, 3	+25, +125, -55	-	2.0	mA
Standby Negative Supply Current	-I _{SBY}	V _A = 0V, V _{EN} = 0V	1, 2, 3	+25, +125, -55	-1.0	-	mA
Switch "ON" Resistance	+r _{DS1}	V _S = 10V, I _D = 100μA	1	+25	-	1500	Ω
			2, 3	+125, -55	-	1800	Ω
	-r _{DS1}	V _S = -10V, I _D = -100μA	1	+25	-	1500	Ω
			2, 3	+125, -55	-	1800	Ω
Logic Level Voltage	V _{AL1}	Notes 3, 4	1, 2, 3	+25, +125, -55	-	0.8	V
	V _{AH1}	Notes 3, 4	1, 2, 3	+25, +125, -55	4.0	-	V
	V _{AL2}	Note 5	1, 2, 3	+25, +125, -55	-	0.8	V
	V _{AH2}	Note 5	1, 2, 3	+25, +125, -55	6.0	-	V
Difference in Switch "ON" Resistance Between Channels	+Δr _{DS1}	$\frac{(+r_{DS1} \text{ MAX}) - (+r_{DS1} \text{ MIN}) \times 100}{+r_{DS1} \text{ AVE}}$	1	+25	-	7	%
	-Δr _{DS1}	$\frac{(-r_{DS1} \text{ MAX}) - (-r_{DS1} \text{ MIN}) \times 100}{-r_{DS1} \text{ AVE}}$	1	+25	-	7	%

TABLE 2. A.C. ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 4.0V, V_{REF} (Pin 13) = OPEN, unless otherwise specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE (°C)	MIN	MAX	UNITS
Break-Before-Make Time Delay	t _D	R _L = 1kΩ, C _L = 12.5pF	9	+25	25		ns
Propagation Delay Times: Address Inputs to I/O Channel Times	t _A	R _L = 10MΩ, C _L = 14pF	9	+25		500	ns
			10, 11	+125, -55		1000	ns
Enable to I/O	t _{ON(EN)}	R _L = 1kΩ, C _L = 12.5pF	9	+25		500	ns
			10, 11	+125, -55		1000	ns
	t _{OFF(EN)}	R _L = 1kΩ, C _L = 12.5pF	9	+25		500	ns
			10, 11	+125, -55		1000	ns

TABLE 3. ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 4.0V, V_{REF} (Pin 13) = OPEN, unless otherwise specified.

PARAMETERS	SYMBOL	CONDITIONS	NOTE	TEMPERATURE (°C)	MIN	MAX	UNITS
Capacitance Address Input	C _A	V+ = V- = 0V, f = 1MHz	6	+25		12	pF
Capacitance Output Switch	C _{OS}	V+ = V- = 0V HI-546/883	6	+25		85	pF
		f = 1MHz HI-547/883	6	+25		50	pF

TABLE 3. ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 4.0V, V_{REF} (Pin 13) = OPEN, unless otherwise specified. (Continued)

PARAMETERS	SYMBOL	CONDITIONS	NOTE	TEMPERATURE (°C)	MIN	MAX	UNITS
Capacitance Input Switch	C _{IS}	V+ = V- = 0V, f = 1MHz	6	+25		15	pF
Charge Transfer Error	V _{CTE}	V _S = GND, V _{GEN} = 0V to 5V	6	+25		10	mV
Off Isolation	V _{ISO}	V _{EN} = 0.8V, R _L = 1kΩ, C _L = 15pF, V _S = 7V _{RMS} , f = 100kHz	6, 7	+25	-50		dB

NOTES:

3. Used for forcing conditions for all DC Tests, unless otherwise specified.
4. To drive from DTL/TTL circuits, 1kΩ pull-up resistors to +5.0V supply are recommended.
5. V_{REF} = +10V.
6. The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
7. Worst case isolation occurs on channel 8B due to proximity of the output pins.


TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (See Tables 1, 2, 3)
Interim Electrical Parameters (Pre Burn-in)	1
Final Electrical Test Parameters	1 (Note 8), 2, 3, 9, 10, 11
Group A Test Requirements	1, 2, 3, 9, 10, 11
Groups C & D Endpoints	1

NOTE:



8. PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Test Circuits




Switching Waveforms

BREAK-BEFORE-MAKE DELAY (t_{OPEN})





*SIMILAR CONNECTION FOR HI-547/883

BREAK-BEFORE-MAKE DELAY (t_{OPEN})




ACCESS TIME vs LOGIC LEVEL (HIGH)





*SIMILAR CONNECTION FOR HI-547/883

ACCESS TIME



ENABLE DELAY


$t_{ON(EN)}$, $t_{OFF(EN)}$




*SIMILAR CONNECTION FOR HI-547/883

ENABLE DELAY

$t_{ON(EN)}$, $t_{OFF(EN)}$




Burn-In Circuits



NOTES:

- R1, R2 = 10kΩ ±5% 1/2W or 1/4W (per socket)
- C1, C2 = 0.01μF (per socket) or 0.1μF (per row)
- D1, D2 = 1N4002 (or equivalent) (per board)




NOTES:

- R1, R2 = 10kΩ ±5% 1/2W or 1/4W (per socket)
- C1, C2 = 0.01μF (per socket) or 0.1μF (per row)
- D1, D2 = 1N4002 (or equivalent) (per board)


Schematic Diagrams

ADDRESS INPUT BUFFER AND LEVEL SHIFTER




Schematic Diagrams (Continued)

ADDRESS DECODER



MULTIPLEX SWITCH



Die Characteristics

DIE DIMENSIONS:

83.9 mils x 159 mils x 19 mils

METALLIZATION:

Type: Al

Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION:

Type: Nitride

Thickness: $7\text{k}\text{\AA} \pm 0.7\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:

$1.4 \times 10^5 \text{ A/cm}^2$

TRANSISTOR COUNT:


485

PROCESS:


CMOS-DI

Metallization Mask Layouts

HI-546/883



HI-547/883



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
November 19, 2014	FN7994.1	Ordering Information table on page 1, in "Part Marking" col, the last 2 entries swapped places. "HI1 ..." moved to the 3rd row, and "HI4 ..." moved to the last row. Page 4 - added Theta JA and Theta JC Notes 1 and 2. Revision History and About Intersil sections added to page 13.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2012-2014. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.


For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:



1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

**F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURATION A)
28 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.232	-	5.92	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.490	-	37.85	5
E	0.500	0.610	12.70	15.49	5
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2, 3
N	28		28		8

Rev. 0 4/94

Ceramic Leadless Chip Carrier Packages (CLCC)



**J28.A MIL-STD-1835 CQCC1-N28 (C-4)
28 PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.060	0.100	1.52	2.54	6, 7
A1	0.050	0.088	1.27	2.23	-
B	-	-	-	-	-
B1	0.022	0.028	0.56	0.71	2, 4
B2	0.072 REF		1.83 REF		-
B3	0.006	0.022	0.15	0.56	-
D	0.442	0.460	11.23	11.68	-
D1	0.300 BSC		7.62 BSC		-
D2	0.150 BSC		3.81 BSC		-
D3	-	0.460	-	11.68	2
E	0.442	0.460	11.23	11.68	-
E1	0.300 BSC		7.62 BSC		-
E2	0.150 BSC		3.81 BSC		-
E3	-	0.460	-	11.68	2
e	0.050 BSC		1.27 BSC		-
e1	0.015	-	0.38	-	2
h	0.040 REF		1.02 REF		5
j	0.020 REF		0.51 REF		5
L	0.045	0.055	1.14	1.40	-
L1	0.045	0.055	1.14	1.40	-
L2	0.075	0.095	1.90	2.41	-
L3	0.003	0.015	0.08	0.038	-
ND	7		7		3
NE	7		7		3
N	28		28		3

Rev. 0 5/18/94

NOTES:

1. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals.
2. Unless otherwise specified, a minimum clearance of 0.015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.)
3. Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E", respectively.
4. The required plane 1 terminals and optional plane 2 terminals (if used) shall be electrically connected.
5. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
6. Chip carriers shall be constructed of a minimum of two ceramic layers.
7. Dimension "A" controls the overall package thickness. The maximum "A" dimension is package height before being solder dipped.
8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
9. Controlling dimension: INCH.