# **General Description**

The ICS849N2505I is a clock synthesizer designed for wireless infrastructure applications.

The device generates a selectable 25MHz, 50MHz, 125MHz or 156.25MHz clock signal from a 10MHz input with excellent phase jitter performance.

The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection.

The device supports a 3.3V voltage supply and is packaged in a small, lead-free (RoHS 6) 32-lead VFQFN package.

The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The device is a member of the high-performance clock family from IDT.

### **Features**

- Fourth generation FemtoClock® Next Generation (NG) technology
- Selectable 25MHz, 50MHz, 125MHz or 156.25MHz output clock synthesized from a 10MHz fundamental mode crystal or 10MHz differential input
- Four selectable differential LVPECL or LVDS outputs
- Crystal interface designed for 10MHz, 12pF parallel resonant crystal
- RMS phase jitter (12kHz 20MHz): 0.336ps (typical), LVPECL outputs
- Period jitter: 2.7ps (maximum), LVPECL outputs
- Full 3.3V supply voltage
- Available in Lead-free (RoHS 6) packageing
- -40°C to 85°C ambient operating temperature


#### **Frequency Select Function Table**

FSEL1, FSEL0	Input Frequency (MHz)	Output Frequency (MHz)
00 (default)	10	25
01	10	50
10	10	125
11	10	156.25

#### **SEL OUT Function Table**

SEL_OUT	Q[0:3], nQ[0:3], REF_OUT/nREF_OUT
0 (default)	LVPECL
1	LVDS


# **Pin Assignment**



32-Lead VFQFN 5mm x 5mm x 0.925mm package body K Package **Top View** 



# **Block Diagram**





**Table 1. Pin Descriptions** 

Number	Name	Ту	ре	Description
1	PLL_BYPASS	Input	Pulldown	PLL mode select. When LOW, selects PLL operation. When HIGH, selects PLL bypass. LVCMOS/LVTTL interface levels.
2	OE_REF	Input	Pulldown	Controls enabling and disabling of REF_OUT, nREF_OUT outputs. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and forced to High-Impedance. LVCMOS/LVTTL interface levels.
3	OE1	Input	Pullup	Controls enabling and disabling of Q1, nQ1 outputs. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and forced to High-Impedance. LVCMOS/LVTTL interface levels.
4	OE0	Input	Pullup	Controls enabling and disabling of Q0, nQ0 outputs. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and forced to High-Impedance. LVCMOS/LVTTL interface levels.
5	SEL_OUT	Input	Pulldown	Output select pin. When LOW, outputs are LVPECL levels. When HIGH, outputs are LVDS levels. LVCMOS/LVTTL interface levels.
6	$V_{DDO\_REF}$	Power		Output supply pin for differential REF_OUT.
7	CLK	Input	Pulldown	Non-inverting differential clock input.
8	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
9, 10	REF_OUT, nREF_OUT	Output		Reference clock output pair. LVPECL or LVDS interface levels.
11	CLK_SEL	Input	Pullup	Clock select input. When LOW selects XTAL inputs. When HIGH selects CLK/nCLK inputs. LVCMOS /LVTTL interface levels.
12, 13	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. The XTAL_IN is the input. XTAL_OUT is the output.
14, 22, 28, 31	V <sub>DD</sub>	Power		Core supply pins.
15, 16	FSEL0, FSEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
17, 18	nQ3, Q3	Output		Differential output pair. LVPECL or LVDS interface levels.
19, 25	GND	Power		Power supply ground.
20, 21	nQ2, Q2	Output		Differential output pair. LVPECL or LVDS interface levels.
23, 24	nQ1, Q1	Output		Differential output pair. LVPECL or LVDS interface levels.
26, 27	nQ0, Q0	Output		Differential output pair. LVPECL or LVDS interface levels.
29	OE3	Input	Pullup	Controls enabling and disabling of Q3, nQ3 outputs. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and forced to High-Impedance. LVCMOS/LVTTL interface levels.
30	OE2	Input	Pullup	Controls enabling and disabling of Q2, nQ2 outputs. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and forced to High-Impedance. LVCMOS/LVTTL interface levels.
32	$V_{DDA}$	Power		Analog supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	3.63V
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to 2V -0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub>	
LVPECL Continuos Current Surge Current	50mA 100mA
LVDS	
Continuos Current	10mA
Surge Current	15mA
Package Thermal Impedance, $\theta_{JA}$	33.1°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. LVPECL Power Supply DC Characteristics,  $V_{DD} = V_{DDO\_REF} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.35	3.3	$V_{DD}$	V
V <sub>DDO_REF</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current	SEL_OUT = 0			200	mA
I <sub>DDA</sub>	Analog Supply Current				35	mA

# Table 4B. LVDS Power Supply DC Characteristics, $V_{DD} = V_{DDO\_REF} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

		_				
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.35	3.3	$V_{DD}$	V
$V_{DDO\_REF}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current	SEL_OUT = 1			223	mA
I <sub>DDA</sub>	Analog Supply Current				35	mA
I <sub>DDO</sub>	Output Supply Current	SEL_OUT = 1			53	mA



Table 4C. LVCMOS/LVTTL DC Characteristics,  $T_A = -40 \,^{\circ}\text{C}$  to  $85 \,^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2.2		V <sub>DD</sub> + 0.3	٧
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	٧
I <sub>IH</sub>	Input High Current	CLK_SEL, OEx	$V_{DD} = V_{IN} = 3.465V$			10	μA
		PLL_BYPASS, SEL_OUT, OE_REF	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input	CLK_SEL, OEx	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
I <sub>IL</sub>	Input Low Current	PLL_BYPASS, SEL_OUT, OE_REF	$V_{DD} = V_{IN} = 3.465V$	-10			μA

# 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK				150	μA
	Input Low Current	CLK		-10			μΑ
¹IL	Input Low Current	nCLK		-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	ıt Voltage; NOTE 1		V <sub>EE</sub>		V <sub>DD</sub> – 0.85	V

NOTE 1: Common mode input voltage is defined as the crossing point.

# Table 4E. LVPECL DC Characteristics, $V_{DD} = V_{DDO\_REF} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage		V <sub>DDO</sub> – 1.1		V <sub>DDO</sub> – 0.75	V
$V_{OL}$	Output Low Voltage		V <sub>DDO</sub> – 2.0		V <sub>DDO</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing; NOTE 1		0.6		1.0	V

NOTE 1: Outputs termination with  $50\Omega$  to  ${\rm V_{DDO\_REF}}$  – 2V.

## Table 4F. LVDS DC Characteristics, $V_{DD} = V_{DDO\_REF} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				60	mV
V <sub>OS</sub>	Offset Voltage		1.125		1.375	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				50	mV



**Table 5. Crystal Characteristics** 

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency			10		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

## **AC Electrical Characteristics**

Table 6A. LVPECL AC Characteristics,  $V_{DD} = V_{DDO\ REF} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		25		156.25	MHz
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				8	ps
tjit(per)	Period jitter, RMS; NOTE 2			1.95	2.7	ps
<i>t</i> jit	RMS Phase Jitter; NOTE 3	156.25MHz, Integration Range: 12kHz to 20MHz		0.336		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	125		450	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: If using the RMS Period Jitter to calculate peak-to-peak jitter, then use the typical RMS Period Jitter specification x the RMS multiplier. For example, for a bit error rate of 10E-12, the peak-to-peak jitter would be 1.95 x 14 = 27.3ps.

NOTE 3: See Phase Noise Plot.

Table 6B. LVDS AC Characteristics,  $V_{DD} = V_{DDO\ REF} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		25		156.25	MHz
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				8	ps
tjit(per)	Period jitter, RMS; NOTE 2			3.35	4.75	ps
<i>t</i> jit	RMS Phase Jitter; NOTE 3	156.25MHz, Integration Range: 12kHz to 20MHz		0.351		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	120		450	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: If using the RMS Period Jitter to calculate peak-to-peak jitter, then use the typical RMS Period Jitter specification x the RMS multiplier. For example, for a bit error rate of 10E-12, the peak-to-peak jitter would be 3.35 x 14 = 46.9ps.

NOTE 3: See Phase Noise Plot.




# Typical Phase Noise at 156.25MHz (LVPECL output)






# Typical Phase Noise at 156.25MHz (LVDS output)







## **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




3.3V LVDS Output Load AC Test Circuit




**Differential Input Level** 



**RMS Phase Jitter** 





Cycle-to-Cycle Jitter




**RMS Period Jitter** 

# **Parameter Measurement Information, continued**







LVDS Output Rise/Fall Time



LVPECL Output Rise/Fall Time



**Output Duty Cycle/Pulse Width/Period** 



**Differential Output Voltage Setup** 

**Offset Voltage Setup** 



# **Applications Information**

## **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### **Outputs:**

### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set Vref at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## **Differential Clock Input Interface**

The CLK/nCLK accepts LVPECL, LVDS and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2C show interface examples for the CLK/nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2C. CLK/nCLK Input Driven by a 3.3V LVDS Driver



## **Crystal Input Interface**

The ICS849N2505I has been characterized with 12pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 3* below were determined using a 10MHz, 12pF parallel resonant

crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 3. Crystal Input Interface

## **Overdriving the XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface



## **LVDS Driver Termination**

A general LVDS interface is shown in Figure 5. Standard termination for LVDS type output structure requires both a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission line environment. In order to avoid any transmission line reflection issues, the  $100\Omega$  resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 5 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.




Figure 5. Typical LVDS Driver Termination

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 6A and 6B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 6A. 3.3V LVPECL Output Termination




Figure 6B. 3.3V LVPECL Output Termination



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 7*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 7. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



# **Power Considerations (LVPECL)**

This section provides information on power dissipation and junction temperature for the ICS849N2505I. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS849N2505I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 200mA = 693mW
- Power (outputs)<sub>MAX</sub> = 31.55mW/Loaded Output pair
   If all outputs are loaded, the total power is 5 \* 31.55mW = 157.75mW

Total Power\_MAX (3.465V, with all outputs switching) = 693mW + 157.75mW = 850.75mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and it directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.851\text{W} * 33.1^{\circ}\text{C/W} = 113.2^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	3		
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W		



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{DD} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{DD\_MAX} 0.75V$  $(V_{DD\_MAX} - V_{OH\_MAX}) = 0.75V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{DD\_MAX} 1.6V$  $(V_{DD\_MAX} - V_{OL\_MAX}) = 1.6V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{DD\_MAX} - 2V))/R_L] * (V_{DD\_MAX} - V_{OH\_MAX}) = [(2V - (V_{DD\_MAX} - V_{OH\_MAX}))/R_L] * (V_{DD\_MAX} - V_{OH\_MAX}) = [(2V - 0.75V)/50\Omega] * 0.75V = \textbf{18.75mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{DD\_MAX} - 2V))/R_L] * (V_{DD\_MAX} - V_{OL\_MAX}) = [(2V - (V_{DD\_MAX} - V_{OL\_MAX}))/R_L] * (V_{DD\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = \textbf{12.80mW}$$

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 31.55mW$ 



# **Power Considerations (LVDS Outputs)**

This section provides information on power dissipation and junction temperature for the ICS849N2505I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS849N2505I is the sum of the core power plus the analog power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX}$  \* ( $I_{DD\_MAX}$  +  $I_{DDA\_MAX}$ ) = 3.465V \* (223mA + 35mA) = **893.97mW**
- Power (outputs)<sub>MAX</sub> = V<sub>DDO\_MAX</sub>\* I<sub>DDO\_REF\_MAX</sub> = 3.465V \* 53mA = 183.645mW

Total Power\_MAX = 893.97 mW + 183.645 mW = 1077.615 mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 8 below.

Therefore, Ti for an ambient temperature of 85°C with all outputs switching is:

85°C + 1.078W \* 33.1°C/W = 120.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance  $\theta_{\text{JA}}$  for 32 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity				
Meters per Second	0 1		3	
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W	



# **Reliability Information**

# Table 9. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead VFQFN

$\theta_{\sf JA}$ vs. Air Flow					
Meters per Second	0	1	3		
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W		


## **Transistor Count**


The transistor count for ICS849N2505I is: 23,974




# **Package Outline and Package Dimensions**

Package Outline - K Suffix for 32 Lead VFQFN







There are 2 methods of indicating pin 1 corner at the back of the VFQFN package are:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type C: Mouse bite on the paddle (near pin 1)

**Table 10. Package Dimensions** 

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
N		32				
Α	0.80		1.00			
<b>A</b> 1	0 0.05					
А3	0.25 Ref.					
b	0.18	0.25	0.30			
N <sub>D</sub> & N <sub>E</sub>			8			
D & E		5.00 Basic				
D2 & E2	3.0		3.3			
е	0.50 Basic					
L	0.30	0.40	0.50			

Reference Document: JEDEC Publication 95, MO-220

The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 10.



# **Ordering Information**

Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
849N2505AKILF	ICSN2505AIL	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to +85°C
849N2505AKILFT	ICSN2505AIL	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	-40°C to +85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T6A -T6B	6 20	AC Characterisitcs Tables - updated Period Jitter specs. Updated Package Outline.	11/9/10
В	AMR	4	Per Errata NEN-11-03; changed AMR from 4.6V to 3.63V	10/11/12



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.