RENESAS

RC22504A

FemtoClock®2 Sub-100fs Frequency Synthesizer

Description

The RC22504A is a small, low-power timing component designed to be placed immediately adjacent to a PHY, switch, ASIC or FPGA that requires several reference clocks with jitter performance less than 100fs (max). The RC22504A can act as a frequency synthesizer to locally generate the reference clock or as a DCO for frequency margining or OTN clock applications.

The device is a member of Renesas' highperformance FemtoClock2 family.

Applications

- Reference clock generator for 100Gbps / 400Gbps PHYs or switches
- Adjustable OTN clock reference for OTU3 / OTU4 mappers
- Reference clock for programmable FiberOptic **Modules**

Features

- Jitter as low as 64 fs RMS maximum (10kHz to 20MHz)
- PLL core consists of fractional-feedback Analog PLL (APLL)
	- Operates from a 25MHz to 80MHz crystal or XO
	- APLL frequency independent of input / crystal frequency
	- Operates as a frequency synthesizer or Digitally Controlled Oscillator (DCO)
	- DCO has tuning granularity of < 1ppb
- Programmable status output
- 4 differential / 8 LVCMOS outputs
	- Any frequency from 10MHz to 1GHz (180MHz for LVCMOS)
	- Programmable output buffer supports HCSL (DC-coupled), LVDS/LVPECL/CML (AC-coupled) or two LVCMOS
	- Differential output swing is selectable: 400mV to 800mV
	- Output Enable input with programmable effect
- Supports up to 1MHz I²C or up to 20MHz SPI serial processor port
- Can configure itself automatically after reset via internal customer-definable One-Time Programmable (OTP) memory with up to four different configurations
- 4 × 4 mm 24-QFN package

Block Diagram

Contents

RENESAS

Figures

Tables

1. About this Document

1.1 Document Conventions

This document uses the following conventions.

1.1.1 Signal Notation

Signals are either active low or active high. An active-low signal has an active state of logic 0 (or the lower voltage level) and is denoted by a lowercase n prefix. An active-high signal has an active state of logic 1 (or the higher voltage level) and is not denoted by a special character. The following table illustrates the signal naming convention.

Table 1. Signal Naming Convention

1.1.2 Object Size Notation

- A byte is an 8-bit object.
- A half-word (hword) is a 16-bit object.
- A word is a 32-bit object.
- A double-word (dword) is a 64-bit object.

1.1.3 Numeric Notation

- Hexadecimal numbers are denoted by the prefix 0x (for example, 0x04).
- Binary numbers are denoted by the prefix 0b (for example, 0b010).
- Register blocks that have multiple iterations are denoted by [x:y] in their names; where x is first instance, and y is the last instance. For example, $BLOCK[0:1]$ with a base address of $0x10 += 0x08$ indicates there are two iterations of the registers defined for BLOCK, with instance 0 at a base address of 0x10 and instance 1 at a base address of 0x18.

1.1.4 Endianness

RC22504A uses little-endian notation.

The Least Significant Bit (LSB) in a data object is numbered with 0, and the Most Significant Bit (MSB) is numbered with the width of the object minus 1. For example, the LSB index of a word is 0 and the MSB is 31.

The least significant byte of a multi-byte register field is located at the base address of the register and subsequent bytes up to the most significant byte are located at increasing byte addresses. For example, given a half-word located at address 0x42, the least significant byte (bits 7:0) can be accessed at address 0x42, and the most significant byte (bits 15:8) can be accessed at address 0x43.

Some multi-byte register fields are updated atomically, where the values written to the lower order bytes are buffered but not applied to the internal logic until the most significant bits are written, which then triggers the entire new register field value to be applied to the internal logic at once. Atomic registers fields are noted in the description.

When a multi-byte register field is non-atomic (the default if not noted otherwise), the value written to any byte of the field is immediately applied to the internal logic.

2. Pin Information

2.1 Pin Assignments

Figure 1. Pin Assignments – Top View

2.2 Pin Descriptions

Table 2. Pin Descriptions

Table 3. Pin Characteristics

[1] Output impedance for the clock outputs are provided in [Table](#page-23-1) 20.

3. Specifications

3.1 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the RC22504A at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions can affect device reliability.

Table 4. Absolute Maximum Ratings

[1] This limit only applies to the [XIN/REF](#page-8-15) input when being overdriven by an external signal. No limit is implied when this is connected directly to a crystal.

3.2 Recommended Operating Conditions

Table 5. Recommended Operating Conditions[1][2]

[1] It is your responsibility to ensure that device junction temperature remains below the maximum allowed.

[2] All conditions in this table must be met to ensure device functionality.

[3] Supports 1.8V ±5% or 3.3V ±5% operation, not a continuous range.

[4] V_{DDOx} represents any of V_{DDO3} , V_{DDO2} , V_{DDO1} , or V_{DDO0} .

[5] Currents for the outputs are shown in [Table](#page-17-1) 13 as appropriate for the mode the individual output is operating in.

[6] This implies all supply rails must reach their minimum voltage within maximum T_{PI} .

3.3 Reference Clock Phase Jitter and Phase Noise

Table 6. Output Phase Jitter Characteristics[1][2]

[1] $V_{DDXO} = V_{DDA} = V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

[3] Characterized using a Rohde and Schwarz SMA100A overdriving the XTAL Interface.

[4] APLL at 10.625GHz to allow for outputting common ETH/FC frequencies.

[5] Characterized using a Rohde and Schwarz SMA100A overdriving the XTAL Interface.

[6] Driven by output from ClockMatrix. APLL at 10GHz to allow for outputting common ETH frequencies.

Table 7. PCI Express Jitter Specifications[1][2]

[1] $V_{DDXO} = V_{DDA} = V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

[3] The Refclk jitter is measured after applying the filter functions found in the *PCI Express Base Specification 5.0, Revision 1.0*. For the exact measurement setup, see the Test Loads section of the datasheet. The worst case results for each data rate are summarized in this table.

[4] Jitter measurements should be made with a capture of at least 100,000 clock cycles captured by a Real-Time Oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements can be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to a peak-to-peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.

[5] In channel simulations to account for additional noise in a real system, 0.7ps RMS must be used.

[6] In channel simulations to account for additional noise in a real system, 0.25ps RMS must be used.

3.4 AC Electrical Characteristics

Table 8. Input Frequency Characteristics[1]

[1] $V_{DDXO} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C

[2] For crystal characteristics, see [Table](#page-14-2) 9.

[3] Refer to [Overdriving the XTAL Interface](#page-26-3).

Table 9. Crystal Characteristics[1]

[1] $V_{DDXO} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C

[2] Measured ESR is always more than $2 \times 80\Omega$.

Table 10. PLL Characteristics[1][2]

[1] $V_{DDXO} = V_{DDA} = V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

[3] Measured from when all power supplies have reached > 80% of nominal voltage to the first stable clock edge on the output. A stable clock is defined as one generated from a locked analog or digital PLL (as appropriate for the configuration listed) with no further perturbations in frequency expected.

RENESAS

[1] $V_{DDXO} = V_{DDA} = V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

[3] Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.

[4] This parameter is defined in accordance with JEDEC Standard 65.

[5] Measured at the differential cross points.

[6] Measured at V_{DDOx} / 2.

[7] This parameter is measured across the full operating temperature range and the difference between the slowest and fastest numbers is the variation.

[8] Defined as the time between the output rising edge and the input rising edge that caused it.

[9] ClkIn was from Rhode and Schwarz SMA 100B Signal Generator.

 $[10]$ Measured with outputs terminated with 50Ω to GND.

[11] Refers to the output voltage (swing) setting programed into device registers for each output using the [ODRV_AMP_CNFG](#page-61-3) [Register](#page-61-3) out cnf_hcsl_swing field for each output.

[12] Refers to the output voltage (swing) setting programed into device registers for each output using the ODRV_AMP_CNFG [Register](#page-61-3) [out_cnf_lvds_amp](#page-61-5) field for each output.

[13] Measured with outputs terminated with 50 Ω to V_{DDOx} / 2.

Table 12. Power Supply Noise Rejection[1][2]

 $[1]$ V_{DDXO} = V_{DDREF} = V_{DDA} = V_{DDOx} = 1.8V ±5%, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

[3] 50mV peak-to-peak sine-wave noise signal injected on indicated power supply pin(s).

[4] Noise spur amplitude measured relative to 156.25MHz carrier.

[5] Excluding V_{DDOx} of the output being measured.

3.5 DC Electrical Characteristics

Table 13. Power Supply DC Characteristics - Supply Current[1][2][3]

[1] Output current consumption is not affected by any of the core device power supply voltage levels.

[2] Internal dynamic switching current at maximum f_{OUT} is included.

[3] [GND](#page-9-20) = 0V, $T_A = -40^{\circ}$ C to 85°C.

[4] Voltage of the input signal must be appropriate for the V_{DDREF} voltage supply level when using a DC-coupled connection.

[5] I_{DDOx} denotes the current consumed by each V_{DDOx} supply.

[6] $V_{DDOx} = 1.89V$.

[7] Measured with outputs unloaded.

- [8] Refers to the output voltage (swing) setting programed into device registers for each output using the ODRV_AMP_CNFG [Register](#page-61-3) out cnf hcsl_swing field for each output.
- [9] Refers to the output voltage (amplitude) setting programed into device registers for each output using the [ODRV_AMP_CNFG](#page-61-3) [Register](#page-61-3).[out_cnf_lvds_amp](#page-61-5) field for each output.

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
V_{IH}	Input High Voltage	$V_{DDD} = 3.3V \pm 5\%$	2		V_{DDD} + 0.3	\vee
		V_{DDD} = 1.8V ±5%	$0.65 \times V_{DDD}$		V_{DDD} + 0.3	
V_{IL}	Input Low Voltage	$V_{DDD} = 3.3V \pm 5\%$	-0.3		0.8	\vee
		V_{DDD} = 1.8V ±5%	-0.3		$0.35 \times V_{\text{DDD}}$	
ŀщ	Input High Current	$V_{IN} = V_{DDD} = V_{DDD}$ (max)	$\overline{}$		5	μA
I _{IL}	Input Low Current	$V_{IN} = 0V$, $V_{\text{DDD}} = V_{\text{DDD}}$ (max)	-75			μA
V_{OH}	Output High Voltage	V_{DDD} = 3.3V ±5% or 1.8V ±5% $I_{OH} = -100 \mu A$	V_{DDD} - 0.2			\vee
		(LOCK Signal Only) $V_{DDA} = 1.8V \pm 5\%$ $I_{OH} = -100 \mu A$	V_{DDA} - 0.2			\vee
V_{OL}	Output Low Voltage	V_{DDD} = 3.3V ±5% or 1.8V ±5% $V_{DDA} = 1.8V \pm 5\%$ I_{OL} = 100µA			0.2	\vee

Table 14. LVCMOS Status and Control Signal DC Characteristics[1][2][3]

[1] 3.3V characteristics in accordance with JESD8C-01, 1.8V characteristics in accordance with JESD8-7A.

[2] [GND](#page-9-20) = 0V, $T_A = -40^{\circ}$ C to 85°C.

[3] Input specifications see signals [SCL_SCLK](#page-8-16), [SDA_SDIO,](#page-9-17) [OE_nCS.](#page-8-17) Output specifications see signals [LOCK,](#page-9-16) [SDA_SDIO](#page-9-17) (3-wire SPI).

Figure 3. I 2C Slave Timing Diagram

Table 15. I 2C Slave Timing[1]

[1] All values referred to $V_{\vert H}$ (minimum) and $V_{\vert L}$ (maximum) levels (see [Table](#page-18-1) 14).

 $[2]$ $t_{HD:DAT}$ is the data hold time that is measured from the falling edge of SCL, and applies to data in transmission and the acknowledge.

[3] A device must internally provide a hold time of at least 300ns for the SDA signal (with respect to the V_{IH} (min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

- [4] The maximum $t_{HD:DAT}$ could be 3.45µs and 0.9µs for Standard mode and Fast mode, but must be less than the maximum of $t_{VD:DATA}$ or $t_{VD:ACK}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the setup time before it releases the clock.
- [5] A Fast mode I²C-bus device can be used in a Standard mode I²C-bus system, but the requirement $t_{\text{SU:DAT}}$ 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_r(max) + t_{SU:DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I2C-bus specification) before the SCL line is released. The acknowledge timing also must meet this setup time.

Table 16. I 2C-Bus Characteristics

[1] A device must internally provide a hold time of at least 300ns for the SDA signal (with respect to the V_{IH} (minimum) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[2] If mixed with Hs-mode devices, faster fall times are allowed.

[3] $\,$ The maximum t_f for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage t_f is specified at 250ns, allowing series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified ${\rm t_f}$

- [4] In Fast Mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [5] Necessary to be backwards compatible to Fast mode.

RC22504A Datasheet

spi_clk_sel = 1

Table 17. SPI Slave Timing

[1] Adding the extra half period of delay is a register programming option to emulate read data being clocked out on the opposite edge of the SCLK to the write data.

[2] This is the time until the RC22504A releases the signal. Rise time to any specific voltage is dependent on pull-up resistor strength and PCB trace loading.

RENESAS

Table 18. Differential Clock Input DC Characteristics[1]

[1] V_{DDREF} = 1.8V ±5%, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] V^{IL} should not be less than -0.3V.

[3] V_{PP} is the single-ended amplitude of the input signal. The differential specification is 2*V_{PP}.

[4] V_{DDEF} = 1.8V ±5%. Voltage of the input signal must be appropriate for the V_{DDREF} voltage supply level when using a DC-coupled connection.

[5] Common-mode voltage is defined as the cross-point.

[6] Voltage of the input signal must be appropriate for the V_{DDREF} voltage supply level when using a DC-coupled connection. For example, when supplying an LVDS input signal that is referenced to a 2.5V supply at its source, the V_{DDREF} supply must also be 2.5V nominal voltage.

Table 19. Differential Clock Output DC Characteristics[1][2][3]

Table 19. Differential Clock Output DC Characteristics[1][2][3] (Cont.)

[1] $V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Terminated with 100Ω across OUTx and nOUTx.

[3] OUTx refers to any of the output pairs [OUT3](#page-9-21)[/nOUT3,](#page-9-22) [OUT2/](#page-9-25)[nOUT2,](#page-9-26) [OUT1](#page-9-23)/[nOUT1](#page-9-24) or [OUT0](#page-9-27)[/nOUT0](#page-9-28).

- [4] Measurement taken from single-ended waveform.
- [5] Defined as the minimum instantaneous voltage including undershoot.
- [6] Defined as the maximum instantaneous voltage including overshoot.
- [7] Terminated with 50Ω to GND on each of OUTx and nOUTx.
- [8] Defined as the total variation of all crossing voltages of rising OUTx and falling nOUTx, This is the maximum allowed variance for any particular system.
- [9] Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.
- [10] V_{OVS} is the single-ended amplitude of the output signal. The differential specs is 2^{*}V_{OVS}.
- [11] Refers to the output voltage (swing) setting programed into device registers for each output using the [ODRV_AMP_CNFG](#page-61-3) [Register](#page-61-3) out cnf hcsl_swing field for each output.
- [12] Refers to the output voltage (swing) setting programed into device registers for each output using the [ODRV_AMP_CNFG](#page-61-3) [Register](#page-61-3).[out_cnf_lvds_amp](#page-61-5) field for each output.
- [13] Terminated with 100Ω across OUTx and nOUTx.
- [14] Refers to the differential voltage crossing point (center voltage) setting programed into device registers for each output using the [ODRV_MODE_CNFG Register](#page-60-3)[.out_lvds_cm_voltage](#page-60-4) field for each output.

[1] $V_{DDOx} = 1.8V \pm 5\%$, [GND](#page-9-20) = 0V, T_A = -40°C to 85°C.

[2] Applies to any of [OUT3](#page-9-21), [nOUT3](#page-9-22), [OUT2](#page-9-25), [nOUT2,](#page-9-26) [OUT1](#page-9-23), [nOUT1](#page-9-24), [nOUT0,](#page-9-28) or [OUT0.](#page-9-27)

[3] Output voltages compliant with JESD8-7A, Normal Range.

4. Applications Information

4.1 Power Considerations

For power and current consumption calculations, see the Renesas Timing Commander tool.

4.2 Recommendations for Unused Input and Output Pins

4.2.1 CLKIN/nCLKIN Input

For applications that do not require the use of the reference clock input, both [CLKIN](#page-8-13) and [nCLKIN](#page-8-14) should be left floating. If the CLKIN[/CLKIN](#page-8-13) input is connected but not used by the device, Renesas recommends that both CLKIN and nCLKIN are not driven with active signals.

4.2.2 LVCMOS Control Pins

LVCMOS control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

4.2.3 LVCMOS Outputs

Any LVCMOS output must be left floating if unused. There should be no trace attached. Set the mode of the output buffer to a high-impedance state to avoid any noise being generated.

4.2.4 Differential Outputs

All unused differential outputs must be left floating. Renesas recommends that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

4.3 Clock Input Interface

The RC22504A provides a programmable input buffer for reference clock inputs, as shown in [Figure](#page-24-8) 5. This programmable buffer allows most standard signaling protocols to be supported with no need for external termination components at the receiver end of the transmission line.

Figure 5. Programmable Input Buffer Logical Diagram

By making appropriate register selections, the switches labeled A and C in [Figure](#page-24-8) 5 can be closed as shown in [Table](#page-25-2) 21 to support the indicated protocols. With the switches closed as indicated, the input buffer behaves as shown in [Figure](#page-25-1) 6 for the various input reference signal protocols.

*Note***:** HCSL is sometimes used in an 85Ω transmission line environment and this input buffer supports that with no external terminations needed. However, this is not expected to be used often in RC22504A applications.

[1] Only a 1.8V V_{DDREF} is supported. If a higher VDD is used by the transmitter, then External AC-coupling must be used.

[2] In this mode of operation, AC-coupling capacitors must isolate the voltage level of the transmitter from the receiver. The signal must be properly terminated on the transmitter side of the AC-coupling capacitors. No terminations are needed between the AC-coupling capacitors and the RC22504A.

Figure 6. Input Buffer Behavior by Protocol

4.4 Crystal Recommendation

For the latest vendor and frequency recommendations, contact Renesas.

The RC22504A provides internal capacitors with programmable values to support tuning with the external crystal without the need for external tuning capacitors for most crystals (See [Crystal Oscillator](#page-32-7)). With all the on-chip capacitance disabled (Tuning Capacitor registers are zero), the minimum load capacitance is 4.1pF. For recommended values for external tuning capacitors, see [Table](#page-25-3) 22.

[1] Recommendations are based on 4pF stray capacitance on each leg of the crystal. Adjust according to the PCB capacitance.

4.5 Overdriving the XTAL Interface

The [XIN/REF](#page-8-15) input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The [XOUT](#page-8-18) pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 1.8V LVCMOS, inputs can be DC-coupled into the device as shown in [Figure](#page-26-1) 7. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing to prevent signal interference with the power rail and to reduce internal noise. For limits on the frequency that can be used, see [Table](#page-14-4) 8.

Figure 7. 1.8V LVCMOS Driver to XTAL Input Interface

[Figure](#page-26-2) 8 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input attenuates the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and changing R2 to 50Ω. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver.

Figure 8. LVCMOS Driver to XTAL Input Interface

[Figure](#page-27-2) 9 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the [XIN/REF](#page-8-15) input. Renesas recommends placing all the components of the schematics in the layout. Though some components may not be used, they can be used for debugging purposes. The datasheet specifications are characterized and assured by using a quartz crystal as the input.

Figure 9. LVPECL Driver to XTAL Input Interface

4.6 Differential Output Termination

The RC22504A provides a programmable output buffer for clock outputs. This buffer allows most standard signaling protocols to be supported with no need for external termination components at the transmitter side of the transmission line.

Note: Many receivers of the type expected to be used with a high-performance device like RC22504A are equipped with internal terminations that can include trace termination, voltage biasing, and even AC-coupling in some cases. Consult with the receiver specifications to determine if any or all of the following indicated external components are needed.

4.6.1 Direct-Coupled HCSL Termination

For HCSL differential protocol, the following termination scheme is recommended (see [Figure](#page-28-1) 10). A typical HCSL design uses a 50Ω resistor to ground at the receiver. The RC22504A supports source termination (see [Figure](#page-28-1) 10), with an internal 50Ω resistor to ground at the transmitter. This is enabled by setting ODRV_MODE_CNFG [Register](#page-60-3)[.out_hcsl_term_en.](#page-60-5)

For alternate termination schemes, see HCSL Terminations in *Quick Guide - Output Terminations (AN-953)* located on the RC22504A product page, or contact Renesas for support.

Figure 10. Standard HCSL Termination

4.6.2 Direct-Coupled LVDS Termination

For LVDS differential protocol, the following termination scheme is recommended (see [Figure](#page-28-2) 11). The recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω. The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. To avoid any transmission-line reflection issues, the components should be surface-mounted and must be placed as close to the receiver as possible.

For alternate termination schemes, see LVDS Terminations in *Quick Guide - Output Terminations (AN-953)* located on the RC22504A product page, or contact Renesas for support.

Figure 11. Standard LVDS Termination

4.6.3 AC-Coupled Differential Termination

For any other type of differential protocol, AC-coupling should be used as shown in [Figure](#page-29-1) 12, which assumes a 100Ω differential transmission-line environment. The RC22504A should be programmed in HCSL mode when using AC-coupling, with an appropriate voltage swing selection for the receiver being driven. The device supports a wide range of programmable voltage swing options.

No terminations are needed between the RC22504A and the AC-coupling capacitors. Select the resistors on the receiver side of the AC-coupling capacitors to provide an appropriate voltage bias for the particular receiver. Consult receiver specifications for details. Finally, a 100Ω resistor across the differential pair, located near the receiver attenuates or prevents reflections that may corrupt the clock signal integrity.

It may also be useful to consult *Quick Guide - Output Terminations (AN-953)* located on the RC22504A product page, or contact Renesas for support.

Figure 12. AC-Coupling Termination

5. Architecture

The detailed block diagram is shown in [Figure](#page-30-3) 13. Blocks are described in the following chapter. The crystal shown is outside the RC22504A and connected using the [XIN/REF](#page-8-15) and [XOUT](#page-8-18) pins.

Figure 13. Detailed Block Diagram

5.1 Modes of Operation

5.1.1 Frequency Synthesizer/Digitally Controlled Oscillator (DCO)

When operating as a frequency synthesizer or DCO, the device receives its clock input from a crystal external to the device [\(XIN/REF\)](#page-8-15) or from [CLKIN](#page-8-13) and [nCLKIN](#page-8-14). The clock is multiplied-up internally to a high frequency using a fractional-feedback Analog PLL (APLL) that can generate a wide range of frequencies that are unrelated to the crystal frequency. The APLL frequency in turn is used by integer output dividers to generate several output frequencies that are related to each other, but unrelated to the crystal frequency.

In DCO mode, a frequency control word is passed directly from an external processor or FPGA to the fractional APLL. The frequency control word (specifying ppm offset) is written to the write freq register. This value is scaled according to the APLL feedback divide ratio and then applied to the feedback divider.

A fixed frequency offset can be programmed to compensate for the initial frequency offset of the crystal, if known.

In these modes, the reference clock inputs are unused.

5.1.2 Clock Generator

When operating as a clock generator, the device receives its clock input from [CLKIN](#page-8-13) and [nCLKIN.](#page-8-14) This clock is multiplied-up internally to a high frequency using a fractional-feedback Analog PLL (APLL) that can generate a wide range of frequencies that are related to the reference frequency on their common multiple. The APLL frequency in turn is used by integer output dividers to generate several output frequencies that are related to each other and with a known input-to-output offset relationship to the clock input.

6. Blocks

6.1 Device Reset Logic

The Reset Logic holds all internal logic in reset from the initial ramping of the power supply pins until the on-chip voltage regulators have stabilized. After that it controls the sequence of bringing the individual logic blocks out of reset. For information, see [Power-up Sequence](#page-40-0).

6.1.1 Bias Calibration

The bias circuits provide precision reference voltages needed by other internal circuits. During the [Power-up](#page-40-0) [Sequence](#page-40-0) these undergo a calibration process. Completion of the calibration process sets bias cal done. If in the unlikely event there is an issue, it sets bias cal fail, and the startup sequence continues. You can read these bits using the serial port to confirm that the bias calibration succeeded. If bias calibration fails, contact Renesas for assistance.

6.2 Crystal Oscillator

The crystal oscillator (XO) supports a fundamental-mode parallel-resonant crystal from 25MHz to 80MHz connected on the pins [XIN/REF](#page-8-15) and [XOUT](#page-8-18). The RC22504A provides internal capacitors with programmable values to support tuning with the crystal without the need for external tuning capacitors for most crystals. The internal capacitance applied at the crystal pins is configured by the [en_cap_xin](#page-59-4) and [en_cap_xout](#page-59-5) register fields.

6.3 Reference Clock Input

The reference clock input supports a differential clock supplied on the [CLKIN/](#page-8-13)[nCLKIN](#page-8-14) pins or a CMOS singleended clock supplied on the [CLKIN](#page-8-13) or [nCLKIN](#page-8-14) pin. Differential vs single-ended operation is controlled by the CMOS. Sel register bit. When an externally AC-coupled clock is provided, the [en_dc_bias](#page-72-2) register bit must be set to 1. The input pad is disabled by default; it must be enabled by setting the [en_inbuff](#page-72-3) register bit to 1.

In differential operation, the supported reference clock frequency range is 1MHz to 800MHz with a worst case duty cycle of 45/55%. In single-ended operation, the supported reference clock frequency range 1MHz to 250MHz.

6.4 Analog Phase Lock Loop

The Analog Phase Lock Loop (APLL) consists of a frequency doubler, a Phase-Frequency Detector (PFD), a Loop Filter (LPF), a Voltage-Controlled Oscillator (VCO), and a feedback divider. Renesas recommends using Renesas' Timing Commander software to provide optimized register setting recommendations for the APLL.

6.4.1 Frequency Doubler

The reference clock frequency is doubled using the frequency doubler before entering into the PFD, enabled by the [en_doubler](#page-68-2) register bit. Reference clock selection to the frequency doubler, between the XO [\(XIN/REF](#page-8-15)) or [CLKIN,](#page-8-13) can be set by the [apll_ref_sel](#page-68-3) register bit.

6.4.2 APLL Loop Filter (LPF)

The LPF is a lead-lag filter with the topology shown in [Figure](#page-33-5) 14. This circuit accepts the current from the PFD/CP circuit and provides the filtered control voltage to adjust the frequency of the VCO.

Figure 14. APLL LPF Topology

It is recommended for C1 to have a fixed nominal capacitance of 985pF. The values of R1, Cp, R3, and C3 can be adjusted using the [cnf_LPF_res,](#page-68-4) [cnf_LPF_cp,](#page-68-5) [cnf_LPF_R3,](#page-69-2) and [cnf_LPF_C3](#page-69-3) register fields, respectively. The switch bypassing the third pole is controlled by [byp_p3](#page-69-4), and can be enabled only when the APLL feedback divider is set to an integer value. All loop filter components are internal to the device.

The default effective bandwidth (BW) of the APLL with a 50MHz XTAL is 555.03kHz. This is based on an example filter circuit of R1 = 1.6kohm and $Cp = 33.33pF$ (R3, C3 = 0, 3rd pole bypass enable).

6.4.3 Voltage-Controlled Oscillator (VCO)

The VCO is a quad-core LC VCO with a tunable frequency range of 9.7GHz to 10.7GHz across PVT. There is temperature compensation to allow the VCO frequency to remain stable across the operating temperature range regardless of the temperature at which calibration was performed.

6.4.4 APLL Feedback Divider

The APLL Feedback divider consists of two parts. The Multi-Modulus Divider (MMD) performs the actual division of the VCO frequency down to the nominal frequency needed to match the PFD input reference frequency (from frequency doubler). The MMD contains a number of integer divide ratios that are switched between under control of the Sigma-Delta Modulator (SDM) block. This allows a fractional divide ratio to be achieved while also providing noise shaping to minimize the spurs that switching would otherwise cause. The divide ratio is configured using the [apll_fb_div_frac](#page-67-4) and [apll_fb_div_int](#page-67-5) register fields. The fractional portion of the divide ratio is a 27-bit integer representing the numerator of an M/N fraction. The denominator is fixed at 2^{27} . It is recommended that fractions close to 0, 1, or 1/2 be avoided for best phase noise performance.

6.4.5 APLL Lock Detector

The analog lock detector indicates whether the APLL is locked to an input reference. The current lock status can be read in the apli lock sts register bit or reflected on one of the general purpose output pins (see [GPIOs](#page-39-0)). The falling edge of the lock status sets the [apll_lol](#page-71-4) event bit. This bit remains set until cleared by the user.

The [lck_detect_ref_sel](#page-70-2) register field must be programmed according to the input reference frequency range.

6.4.6 Direct DCO Control

When the APLL is in Synthesizer mode, a frequency offset can be programmed using the write freq register field. The frequency adjustment's LSB resolution is 2^{-40} , which translates to approximately 0.91ppt. An offset to compensate for the external crystal's initial frequency offset may be programmed by you in [xtal_trim](#page-57-4).

6.5 Reference Clock Outputs

6.5.1 Integer Output Divider (IOD)

There are four independent integer output dividers (IOD0/1/2/3), corresponding to the four differential output clocks, which divide the VCO frequency to the desired output frequency. The integer divide ratio is programmed in the outdiv ratio register field.

When operating in differential mode, the output clocks support a continuous frequency range from 1MHz to 1000MHz. When operating in LVCMOS mode, the output clocks support a continuous frequency range from 1MHz to 180MHz.

The output clock disable (from the [OE_nCS](#page-8-17) pin or [out_dis;](#page-60-6) for details, see [Clock Output Driver](#page-34-2)) acts synchronously to avoid glitches or runt pulses when disabling or enabling the output.

The maximum skew between any outputs configured for the same output type is shown in [Table](#page-15-2) 11. This is achieved by:

- The output dividers are automatically synchronized after the PLL is configured on startup, and can be manually synchronized by writing the divider sync register bit following reconfiguration. The output clocks are interrupted for 50µs to 300µs during synchronization, depending on the APLL re-lock time. On power-up, this interruption is hidden because the output drivers are not enabled until after it is complete. However, on a manual synchronization command, this interruption is visible if the outputs are enabled.
- The delay in the clock fanout from the VCO to each divider is balanced to minimize output-output skew.

6.5.2 Clock Output Driver

There are four independent differential clock output drivers supporting receiver-only termination schemes using termination values of 100Ω across OUTx and nOUTx. The output type (HCSL, LVDS, or LVCMOS) is selected by the out mode register field. The output swing level is selected by the [out_cnf_hcsl_swing](#page-61-4) or [out_cnf_lvds_amp](#page-61-5) register field depending on the output type. In HCSL mode, internal termination of 50Ω resistor to ground on both of OUTx and nOUTx can be enabled as configured by out hcsl_term_en. In CMOS mode, one or both of OUTx and nOUTx can be active as configured by out cmos mode.

When output x is disabled, OUTx and nOUTx are held low by default. The disabled state can be set to low/high or tristate by setting the out dis state register field. When output x is enabled, OUTx and nOUTx operate normally.

If a clock output is unused, the corresponding [out_pd](#page-60-2) register bit can be set to 1 to power down the output driver logic and tristate the outputs. While powered down, the output cannot be enabled and its output enable is ignored. If a clock output is never used, it can be powered down and the corresponding V_{DDOx} pin can be left unconnected.

6.5.3 Output Enable Control

During the [Power-up Sequence](#page-40-0), the clock output drivers are powered down (OUTx and nOUTx are tri-stated) until the power supplies have stabilized. Then the output drivers are powered up in the default disabled state (OUTx and nOUTx are both held low).

After the OTP configuration load completes, the clock output drivers can be held disabled until the APLL locks according to the out startup setting:

- Clock output drivers are disabled until APLL lock asserts
- Clock output drivers are enabled immediately

The APLL lock status no longer affects the clock output drivers, regardless of the out startup setting.

After startup, the clock output drivers are then user-controllable using output enable control. When the [oe_sel](#page-62-3) register bit is set to 1, each clock's output can be independently disabled by setting the corresponding out dis register bit to 1, and enabled by setting out dis to 0. When the oe sel register bit is set to 0, de-assertion of the [OE_nCS](#page-8-17) input pin disables all powered-up clock output drivers. Assertion of [OE_nCS](#page-8-17) enables the powered-up clock output drivers that are not disabled by their corresponding out dis register bits. For more information on polarity and pull-up/pull-down control, see [Output Enable](#page-39-2).

RENESAS

6.6 Reference Monitors

There is one reference monitor core for each reference. The monitor core consists of a short-term (Loss Of Signal) monitor and a medium-term (Activity) monitor.

- The LOS monitor detects missing edges over a window of several reference clock periods. For the best accuracy, it is recommended to program the window to be equal to at least 8 times that of the measuring clock period. The measuring clock period for the LOS monitor is the system clock.
- The activity monitor measures the reference over a nominal 10ms time window to achieve ~1ppm granularity with a ~216MHz measurement clock.

There are short-term clock monitors on the post-Input Divider reference clock inputs (LOSMON0 and LOSMON1) and the crystal clock input (LOSMON2). There are activity monitors only on the post-Input Divider reference clock inputs (ACTMON0 and ACTMON1).The implementation structure of the monitors are the same but with different configuration settings.

The LOS and Activity monitors nominal value should be programmed as follows:

- LOS monitor sys_clk_2x / ref clock, where ref clock should be at least 8x less than sys_clk_2x for best results.
- Activity monitor N / T , where N is the closest to 10ms that can be achieved with an integer number of monitored clock edges, and. T is the period of the measuring clock. The resulting accuracy of the measurement is T / N (for a nominal window of 10ms and a system clock of 108MHz, this means the accuracy is 0.926ppm).

6.6.1 Comparator

All monitors have both reject and accept threshold values that are all programmable in CSRs ([los_nom_num](#page-55-4), [los_acc_margin](#page-55-5), [los_rej_margin](#page-55-6), [act_nom_num](#page-57-5), [act_acc_margin](#page-57-6) and [act_rej_margin\)](#page-57-7). The nominal value is compared with the nominal value +/- accept_margin or reject_margin.

When the counter value exceeds the reject threshold, the internal "failure counter" increments, and the internal "good counter" value resets it to 0. When the counter value is within the accept threshold, the "failure counter" resets to 0 and the "good counter" increments.

When the "good counter" reaches los good times for the LOS monitor, or the value of 1 for the Activity monitor, the monitor's status ([los_sts](#page-54-4) or [act_sts](#page-56-4)) get cleared, indicating a valid reference.

When the "failure counter" reaches los fail times for the LOS monitor, or the value of 1 for the Activity monitor, the monitor's status (los sts or act sts) get set, indicating an out-of-spec reference.

6.6.2 Alarm and Interrupt

The combinational OR of the LOS monitor's [los_sts](#page-54-4) and Activity monitor's [act_sts](#page-56-4) outputs are used to qualify/disqualify the reference, unless masked by los fail_mask and [act_fail_mask](#page-56-5) bits.

When the status (los sts or act sts) changes from valid to invalid, the corresponding los evt or act evt bit gets set and can be cleared only by a CSR write, unless the underlying failing condition is still there, in which case the write does not take effect.

6.7 OTP

The RC22504A supports four user-definable, non-volatile start-up configurations stored in an internal OTP (onetime programmable) memory. Each configuration is capable of storing values for all write-able configuration registers. The configuration is selected by the values of the [Configuration Select Pins](#page-40-1) latched at power-up. The serial interfaces are inactive until all register values specified in the selected configuration are written.

6.8 Serial Interfaces

I²C or SPI operation is selected by the [ssi_enable](#page-66-0) register field which defaults to I²C mode. The serial interfaces are inactive until the OTP load completes during the power-up sequence.

6.8.1 Paging

You can choose to operate the serial port providing the full offset address within each burst, or to operate in a paged mode where part of the address offset is provided in each transaction and another part comes from an internal page register in each serial port. [Figure](#page-36-0) 15 shows how page register and offset bytes from each serial transaction interact to address a register within the RC22504A.

Figure 15. Register Addressing Modes Using Serial Port

6.8.2 I 2C Slave

The I²C slave protocol of the RC22504A complies with the I²C specification, version UM10204 Rev.6 – 4 April 2014. In the following description, SCL refers to the [SCL_SCLK](#page-8-0) pin and SDA refers to the [SDA_SDIO](#page-9-0) pin.

[Figure](#page-36-1) 16 shows the sequence of states on the I²C SDA signal for the supported modes of operation.

```
Sequential 8-bit Read
```


From master to slave \Box From slave to master

S = Start Sr = Repeated start

A = Acknowledge A = Non-acknowledge

 $P =$ Stop

Figure 16. I 2C Slave Sequencing

The Dev Addr shown in the figure represents the I²C bus address that the device responds to. This 7-bit value in the [i2c_addr](#page-66-2) register field defaults to 0x09 if not programmed using the OTP load, or controlled through pins, as per [Table](#page-40-0) 23.

The selection of 1-byte (1B) or 2-byte (2B) offset addressing must also be configured using the [ssi_addr_size](#page-66-1) register field. These offsets are used in conjunction with the page register to access registers internal to the device (see [Figure](#page-36-0) 15). Because the I²C protocol already includes a read/write bit with the Dev Addr, all bits of the 1B or 2B offset field can be used to address internal registers.

- In 1B mode, the lower 8 bits of the register offset address come from the Offset Addr byte and the upper 8 bits come from the page register. The page register can be accessed at any time using an offset byte value of 0xFC. This 4-byte register must be written in a single-burst write transaction.
- In 2B mode, the full 16-bit register address can be obtained from the Offset Addr bytes.

Note: I²C burst mode operation is recommended to ensure data integrity of multi-byte registers. When accessing a multi-byte register, all data bytes must be written or read in a single $12C$ burst access. Bursts can be of greater length if required but must not extend beyond the end of the register page (Offset Addr 0xFF in 1B mode, no limit in 2B mode). An internal address pointer is incremented automatically as each data byte is written or read.

[Figure](#page-18-0) 3 and [Table](#page-19-0) 15 show the detailed timing on the interface. 100kHz (Standard mode), 400kHz (Fast mode), and 1MHz (Fast mode Plus) operation are supported. The output slew rate is set according to the speed selected by the i2c speed register field.

The I2C interface operating at 1MHz supports a DCO update rate of approximately 16k updates per second.

6.8.2.1 I2C 1-byte (1B) Addressing Example

RC22504A I²C 7-bit I²C address is 0x09 with LSB = R/W

Example write 0x8003 to register 0x20:

Example read from register 0x168

6.8.2.2 I2C 2-byte (2B) Addressing Example

RC22504A I²C 7-bit I²C address is 0x09 with LSB = R/W

Example write 0x8003 to register 0x20:

12 00 20 03 80 #Write data 0x8003 to 0x0020

Example read from register 0x168:

6.8.3 SPI Slave

In the following description, nCS refers to the [OE_nCS](#page-8-1) pin, SCLK refers to the [SCL_SCLK](#page-8-0) pin, and SDIO refer to the [SDA_SDIO](#page-9-0) pin.

The RC22504A supports 3-wire SPI operation as a selectable protocol on the serial port. In 3-wire mode, the SDIO signal is used as a single, bidirectional data signal.

RENESAS

RC22504A Datasheet

When reading, a configurable number of dummy bytes can be read before the requested data byte(s) as controlled by the [spi_dummy_en](#page-65-1) and [spi_dummy_size](#page-65-2) register fields. When the SPI clock is faster than the system clock frequency divided by 4, at least 1 dummy byte must be enabled. Writes do not use dummy bytes.

* See the timing diagrams for exact timing relationships.

Figure 17. SPI Sequencing

[Figure](#page-38-0) 17 shows the sequencing of address and data on the serial port. The R/W bit is high for read cycles and low for write cycles. The read sequence is shown without dummy bytes ([spi_dummy_en](#page-65-1) set to 0). If 1 dummy byte were enabled, then the data bits labeled Data byte from Address provided would be zero, the data bits labeled Data byte from Address + 1 would become Data byte from Address provided, and they would be followed by another 8 bits containing Data byte from Address + 1.

SPI operation can be configured for the following settings through register fields:

- 1-byte (1B) or 2-byte (2B) offset addressing [\(ssi_addr_size](#page-66-1)) (see [Figure](#page-36-0) 15)
- In 1B operation, the 16-bit register address is formed by using the 7 bits of address supplied in the SPI access and taking the upper 9 bits from the page register. The page register is accessed using an Offset Address of 0x7C with a 4-byte burst access.
- In 2B operation, the 16-bit register address is formed by using the 15 bits of address supplied in the SPI access and the upper 1-bit is fixed to b'0.
- Data sampling on falling or rising edge of SCLK [\(spi_clk_sel](#page-65-3))
- Output (read) data positioning relative to active SCLK edge [\(spi_del_out](#page-65-4))

Note: SPI burst mode operation is recommended to ensure data integrity of multi-byte registers. When accessing a multi-byte register, all data bytes must be written or read in a single SPI burst access. Bursts can be of greater length if desired but must not extend beyond the end of the register page. An internal address pointer is incremented automatically as each data byte is written or read.

SPI timing is shown in [Figure](#page-20-0) 4 and [Table](#page-20-1) 17.

The SPI interface operating at 20MHz supports a DCO update rate of approximately 400k updates per second.

6.8.3.1 SPI 1-byte (1B) Addressing Example

Example write "50" to register 0xE4:

Example read from 0x24:

6.8.3.2 SPI 2-byte (2B) Addressing Example

Example write "50" to register 0x124

01* 24 50 $*$ *MSB is 0 for write transactions

Example read from 0xE4:

80* E4 00 #*MSB is set, so this is a read command

6.9 GPIOs

6.9.1 Lock Status

The [LOCK](#page-9-1) output pin reflects one of these conditions as selected by the lock sel register field:

- APLL lock
- Reference #0 loss-of-signal
- Crystal loss-of-signal
- Reference #0 activity monitor status
- Reference #0 ref_invalid status
- Device Interrupt (Refer to the [device_int_sts](#page-53-0) register bit)
- Device ready (OTP load is complete and the serial port is active)
- Logic low
- Logic high

The polarity of [LOCK](#page-9-1) is controlled by the lock pol register bit. Internal pull-up resistors can be enabled by setting the lock pu and the and pull-down resistors by enabling the lock pd register bits. The output can be tri-stated by setting the lock hiz register bit. [LOCK](#page-9-1) can be configured as an open-drain output by setting the lock od register bit.

The [LOCK](#page-9-1) output driver is disabled until the OTP configuration load completes, allowing it to function as one of the [Configuration Select Pins](#page-40-1).

6.9.2 Output Enable

After the clock output drivers become user controllable during the startup sequence, the [OE_nCS](#page-8-1) input pin controls the output enable of the output drivers if appropriately configured (for details, see [Output Enable Control\)](#page-34-0).

The polarity of the [OE_nCS](#page-8-1) input is controlled by the [oe_pol](#page-62-0) register bit. Internal pull-up resistors can be enabled by setting the [oe_pu](#page-62-1) register bits and the pull-down resistors can be enabled by setting the [oe_pd](#page-62-2) register bits.

The [OE_nCS](#page-8-1) input also can function as one of the [Configuration Select Pins](#page-40-1).

6.10 Power-up Sequence

There are no power-up/down sequencing requirements on the power supply pins, or between the power supply pins and input signals. There are no external reset sequencing requirements.

After VCO calibration, the output dividers and APLL feedback divider are synchronized. The VCO output clock is gated, the divider resets are de-asserted, and the VCO output clock is ungated. Each divider outputs a rising edge on the first cycle of the VCO clock.

After the APLL locks (generally within 200us), the reference clock monitors are enabled.

In synthesizer/DCO mode, the enabled output drivers are set to normal operation and the output clocks begin to toggle. The power-up sequence is complete.

Setting the divider sync register bit triggers the divider synchronization sequence and waits for the APLL to relock. The output drivers are disabled during this time.

Setting the apll reinit bit restarts the power-up sequence from the VCO calibration step. The output drivers are disabled and are re-enabled after the APLL locks as in the regular power-up sequence.

6.10.1 Configuration Select Pins

When the power-on-reset de-assets, the logic level of the following pins are latched into the [gpio_at_startup](#page-64-0) register field:

- [LOCK](#page-9-1)
- [OE_nCS](#page-8-1)
- [SDA_SDIO](#page-9-0)

A 2-bit index of the OTP user configuration is selected according to the config sel register field (this field is intended to be written in the OTP Common Configuration), which determines the OTP user configuration to use. The [config_sel](#page-50-0) register also determines how the lower two bits of the I²C address (according to the [i2c_addr](#page-66-2) register field) are selected, if applicable.

config_sel[3:0]	Configuration Index [1]	Configuration Index [0]	$12C$ Address [1]	² C Address [0]
0x0	0	0	$i2c$ addr[1]	$i2c$ addr $[0]$
0x1	0		$i2c$ addr[1]	$i2c \text{ addr}[0]$
0x2		0	$i2c$ addr[1]	$i2c \text{ addr}[0]$
0x3			$i2c$ addr[1]	$i2c \text{ addr}[0]$
0x4 (default)	OE nCS	LOCK	$i2c$ addr[1]	$i2c \text{ addr}[0]$
0x5	SDA SDIO	LOCK	$i2c$ addr[1]	OE nCS
0x6	SDA SDIO	OE nCS	$i2c$ addr[1]	LOCK
0x7	SDA SDIO	SCL SCLK	$i2c$ addr[1]	$i2c$ addr $[0]$
0x8	0	LOCK	SDA SDIO	OE nCS
0x9	0	OE nCS	SDA SDIO	LOCK
$0xA - F$	Reserved			

Table 23. OTP and I2C Address User Configuration Selection

The [LOCK](#page-9-1), [SDA_SDIO](#page-9-0) and [OE_nCS](#page-8-1) levels at power-up can be selected by connecting pull-up or pull-down resistors on the board. When I²C mode is selected, [SCL_SCLK](#page-8-0) and [SDA_SDIO](#page-9-0) must have a pull-up resistor and should not be used for OTP configuration or I2C address selection.

If only two pin selectable user configurations are required, any one of the three inputs can be used as the select by programming two pairs of user configurations to use the same blocks, such that the value of the uncontrolled input pin is irrelevant. For example, to use only the [LOCK](#page-9-1) pin, config sel can be set to 0x8.

RENESAS

6.10.2 Divider Synchronization

The output dividers must be synchronized with each other to align the output clocks to the common multiple of their divide ratios. Similarly, when the APLL reference is the input reference clock (selected by [apll_ref_sel\)](#page-68-0) in synthesizer mode, the APLL feedback divider must be synchronized to provide the deterministic input-to-output phase relationship. If the APLL reference is the crystal, synchronizing the APLL feedback divider is not necessary but causes the APLL to lose lock and re-lock.

6.10.2.1 Divider Synchronization Procedure

The Divider Sync Procedure is illustrated in [Figure](#page-41-0) 18.

Figure 18. Divider Synchronization Procedure

6.10.3 Maximum PLL Lock Times

When operating in clock synthesizer mode, the maximum start-up and APLL lock time is 10ms. This is measured from the last voltage rail achieving nominal limits to the output clock being stable (no locking transients, no clock interruptions).

RENESAS

7. Register Organization

7.1 Register Block Offsets

Table 24. Register Block Offset

[1] Register block functionality is the same, so the description is not duplicated.

0x1D0 Rsvd Reserved -

7.2 Register Block Address Maps

7.2.1 Global Register Block Address Map

The Global Register block has a base address of 0x00. The addresses shown in [Table](#page-43-0) 25 are offsets starting from this base address.

Table 25. Global Block Register Offsets

7.2.2 Interrupt Register Block Address Map

The Interrupt block has a base address of 0x20. The addresses shown below are offsets starting from this base address.

7.2.3 Loss of Signal Monitor Register Block Address Map

The LOS Monitor 0 block has a base address of 0x30. The LOS Monitor 1 block has a base address of 0x40. The LOS Monitor 2 block has a base address of 0x50. The addresses shown below are offsets starting from this base address. Note that before reprogramming a Loss of Signal Monitor block, the corresponding [losmon0_sw_rst](#page-51-4), [losmon1_sw_rst](#page-51-5), or [losmon2_sw_rst](#page-51-3) bit should be set. When programming is done, it should then be cleared.

Table 27. LOS Monitor Block Register Offsets

7.2.4 Activity Monitor Register Block Address Map

The ACT Monitor 0 block has a base address of 0x60. The LOS Monitor 1 block has a base address of 0x80. The addresses shown below are offsets starting from this base address. Note that before reprogramming an Activity Monitor, the corresponding [actmon0_sw_rst](#page-51-6) or [actmon1_sw_rst](#page-51-7) bit should be set. Once programming is done, it should then be cleared.

Offset	Size	Register Name	Register Description
0x00	byte	ACTMON STS Register	Activity Monitor Status. Address map for this block of registers: ACT Monitor Block Register Offsets.
0x01	byte	ACTMON EVENT Register	Activity Monitor Event Status. Address map for this block of registers: ACT Monitor Block Register Offsets
0x04	word	ACTMON WINDOW Register	Activity Monitor Window Configuration. Address map for this block of registers. ACT Monitor Block Register Offsets.
0x08	dword	ACTMON THRESH Register	Activity Monitor Threshold Configuration. Address map for this block of registers: ACT Monitor Block Register Offsets.
0x10	word	ACTMON NOMINAL Register	Activity Monitor Nominal Number Configuration. Address map for this block of registers: ACT Monitor Block Register Offsets.

Table 28. ACT Monitor Block Register Offsets

7.2.5 MISC Register Block Address Map

The Misc block has a base address of 0xA0. The addresses shown below are offsets starting from this base address.

Table 29. MISC Block Register Offsets

7.2.6 System Clock Divider Register Block Address Map

The System Clock Divider block has a base address of 0xF0. The addresses shown below are offsets starting from this base address.

Table 30. System Clock Divider Block Register Offsets

7.2.7 Bias Register Block Address Map

The Bias block has a base address of 0xF4. The addresses shown below are offsets starting from this base address.

7.2.8 Crystal Register Block Address Map

The Crystal block has a base address of 0xF8. The addresses shown below are offsets starting from this base address.

Table 32. Crystal Block Register Offsets

7.2.9 Clock Output Register Block Address Map

The Clock Output 0 block has a base address of 0x100.

The Clock Output 1 block has a base address of 0x108.

The Clock Output 2 block has a base address of 0x110.

The Clock Output 3 block has a base address of 0x118.

The addresses shown below are offsets starting from this base address.

Table 33. Clock Output Block Register Offsets

7.2.10 Clock Reference Register Block Address Map

The Clock Reference Register block has a base address of 0x120. The addresses shown below are offsets starting from this base address

Table 34. Clock Reference Addresses

7.2.11 GPIO Register Block Address Map

The GPIO Register block has a base address of 0x130. The addresses shown below are offsets starting from this base address.

Table 35. GPIO Block Register Offsets

7.2.12 SSI Register Block Address Map

The SSI Register block has a base address of 0x140. The addresses shown below are offsets starting from this base address.

7.2.13 APLL Register Block Address Map

The Analog PLL block has a base address of 0x150. The addresses shown below are offsets starting from this base address.

Offset	Size	Register Name	Register Description
0x00	word	APLL FB DIV FRAC Register	APLL Feedback Divider Fraction Numerator value. Address map for this block of registers: APLL Block Register Offsets.
0x04	hword	APLL FB DIV INT Register	APLL Feedback Divider Integer value. Address map for this block of registers: APLL Block Register Offsets.
0x06	byte	APLL FB SDM CNFG Register	APLL Feedback SDM control. Address map for this block of registers: APLL Block Register Offsets
0x07	byte	APLL CNFG Register	APLL Configuration control. Address map for this block of registers: APLL Block Register Offsets
0x08	hword	Reserved	Reserved
0x0A	byte	LPF CNFG Register	APLL Loop Filter Configuration. Address map for this block of registers: APLL Block Register Offsets
0x0B	byte	LPF 3RD CNFG Register	APLL Loop Filter 3rd Pole control. Address map for this block of registers: APLL Block Register Offsets
0x0C	byte	Reserved	Reserved
0x0D	byte	Reserved	Reserved
0x0E	byte	Reserved	Reserved
0x0F	byte	Reserved	Reserved
0x10	byte	Reserved	Reserved
0x12	hword	Reserved	Reserved
0x14	hword	APLL LOCK CNFG Register	APLL Lock Detector control. Address map for this block of registers: APLL Block Register Offsets
0x16	byte	APLL LOCK THRSH Register	APLL Precision Lock Detector Threshold control. Address map for this block of registers. APLL Block Register Offsets.
0x17	byte	VCO CAL STS Register	APLL VCO Calibration status. Address map for this block of registers: APLL Block Register Offsets.

Table 37. APLL Block Register Offsets

RENESAS

Table 37. APLL Block Register Offsets (Cont.)

7.2.14 Clock Input Register Block Address Map

The Clock Input block has a base address of 0x190. The addresses shown below are offsets starting from this base address.

Table 38. Clock Input Block Register Offsets

8. Register Descriptions

8.1 GLOBAL Registers

8.1.1 VENDOR_ID Register

Device vendor identification code. Address map for this block of registers: [Global Block Register Offsets.](#page-43-2)

8.1.2 DEVICE_ID Register

Device-specific identification code. Address map for this block of registers: [Global Block Register Offsets.](#page-43-2)

8.1.3 DEVICE_REV Register

Device revision identification information. Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.1.4 DEVICE_PGM Register

Identifies any factory OTP pre-programmed configuration. Address map for this block of registers: Global Block [Register Offsets.](#page-43-2)

8.1.5 DEVICE_CNFG Register

Device overall configuration settings. Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.1.6 DEV_RESET Register

Device reset commands. Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.1.7 SW_RESET Register

Software reset command. Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.1.8 CLOCK_GATE Register

Clock gating control. Setting of any of the bits in this register stops the internal clocks to the indicated logic block(s). The Renesas Timing Commander Software automatically determines which logic can be disabled for a specific configuration. Contact Renesas if further details are needed.

Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.1.9 DEVICE_STS Register

Device status. Address map for this block of registers: [Global Block Register Offsets](#page-43-2).

8.2 INT Registers

8.2.1 INT_EN Register

Interrupt Enable control. Address map for this block of registers: [Interrupt Block Register Offsets](#page-43-3).

8.2.2 INT_STS Register

Interrupt Status. Address map for this block of registers: [Interrupt Block Register Offsets.](#page-43-3)

8.3 LOSMON Registers

Before reprogramming a Loss of Signal Monitor block, the corresponding [losmon0_sw_rst,](#page-51-8) [losmon1_sw_rst](#page-51-9), or [losmon2_sw_rst](#page-51-10) bit should be set. When programming is done, it should then be cleared.

8.3.1 LOSMON_STS Register

LOS Monitor Status. Address map for this block of registers: [LOS Monitor Block Register Offsets.](#page-44-2)

8.3.2 LOSMON_EVENT Register

LOS Monitor Event Status. Address map for this block of registers: [LOS Monitor Block Register Offsets.](#page-44-2)

8.3.3 LOSMON_QUAL Register

LOS Monitor Qualify Counter Configuration. Address map for this block of registers: [LOS Monitor Block Register](#page-44-2) [Offsets.](#page-44-2)

8.3.4 LOSMON_WINDOW Register

LOS Monitor Window Configuration. Address map for this block of registers: [LOS Monitor Block Register Offsets.](#page-44-2)

8.3.5 LOSMON_THRESH Register

LOS Monitor Threshold Configuration. Address map for this block of registers: [LOS Monitor Block Register Offsets.](#page-44-2)

8.3.6 LOSMON_NOMINAL Register

LOS Monitor Nominal Number Configuration. Address map for this block of registers: [LOS Monitor Block Register](#page-44-2) [Offsets.](#page-44-2)

8.4 ACTMON Registers

Note that before reprogramming an Activity Monitor, the corresponding [actmon0_sw_rst](#page-51-11) or [actmon1_sw_rst](#page-51-12) bit should be set. When programming is done, it should then be cleared.

8.4.1 ACTMON_STS Register

Activity Monitor Status. Address map for this block of registers: [ACT Monitor Block Register Offsets](#page-44-3).

8.4.2 ACTMON_EVENT Register

Activity Monitor Event Status. Address map for this block of registers: [ACT Monitor Block Register Offsets.](#page-44-3)

8.4.3 ACTMON_WINDOW Register

Activity Monitor Window Configuration. Address map for this block of registers: [ACT Monitor Block Register Offsets.](#page-44-3)

8.4.4 ACTMON_THRESH Register

Activity Monitor Threshold Configuration. Address map for this block of registers: [ACT Monitor Block Register Offsets.](#page-44-3)

8.4.5 ACTMON_NOMINAL Register

Activity Monitor Nominal Number Configuration. Address map for this block of registers: [ACT Monitor Block Register](#page-44-3) [Offsets.](#page-44-3)

8.5 MISC Registers

8.5.1 MISC_TRIM_OFFSET Register

Crystal trim offset. Address map for this block of registers: [MISC Block Register Offsets.](#page-45-4)

8.5.2 MISC_WRITE_FREQ Register

Write Frequency command. Address map for this block of registers: [MISC Block Register Offsets.](#page-45-4)

8.6 SYSDIV Registers

8.6.1 SYS_DIV_INT Register

System Clock Divider Integer value. Address map for this block of registers: [System Clock Divider Block Register](#page-45-6) [Offsets.](#page-45-6)

8.7 BIAS Registers

8.7.1 BIAS_STS Register

Bias circuit status. Address map for this block of registers: [Bias Block Register Offsets](#page-45-5).

8.8 XO Registers

8.8.1 XO_CNFG Register

Crystal oscillator circuit control. Address map for this block of registers: [Crystal Block Register Offsets](#page-45-7). For information on how to set up this interface, see [Differential Output Termination](#page-27-0).

8.9 OUT Registers

8.9.1 OD_CNFG Register

Output Divider control. Address map for this block of registers: [Clock Output Block Register Offsets.](#page-46-3)

8.9.2 ODRV_EN Register

Output driver enable control. Address map for this block of registers: [Clock Output Block Register Offsets](#page-46-3).

8.9.3 ODRV_MODE_CNFG Register

Output driver mode control. Address map for this block of registers: [Clock Output Block Register Offsets](#page-46-3).

8.9.4 ODRV_AMP_CNFG Register

Output driver amplitude control. Address map for this block of registers: [Clock Output Block Register Offsets.](#page-46-3)

8.10 REF Registers

8.10.1 PREDIV_CNFG Register

Reference Clock Input Divider control. Address map for this block of registers: [Clock Reference Addresses](#page-46-4).

Use the Renesas Timing Commander Software to provide correct settings.

8.11 GPIO Registers

8.11.1 OE_CNFG Register

Configuration control for Output Enable input pin. Address map for this block of registers: [GPIO Block Register](#page-46-5) [Offsets.](#page-46-5)

8.11.2 IO_CNFG Register

Miscellaneous Input/Output Configuration. Address map for this block of registers: [GPIO Block Register Offsets.](#page-46-5)

8.11.3 LOCK_CNFG Register

Lock output configuration control. Address map for this block of registers: [GPIO Block Register Offsets.](#page-46-5)

8.11.4 STARTUP_STS Register

Start-up status. Address map for this block of registers: [GPIO Block Register Offsets](#page-46-5).

8.11.5 GPIO_STS Register

GPIO status. Address map for this block of registers: [GPIO Block Register Offsets.](#page-46-5)

8.11.6 SCRATCH0 Register

Software Scratch Register 0. Address map for this block of registers: [GPIO Block Register Offsets.](#page-46-5)

8.12 SSI Registers

The acronym SSI refers to items that are generic to the Slave Serial Interface in any mode of operation. SPI or I²C is used for features and functions that are specific to those operating modes.

8.12.1 SPI_CNFG Register

SPI mode configuration. Address map for this block of registers: [SSI Block Register Offsets](#page-47-2).

8.12.2 I2C_FLTR_CNFG Register

²C mode configuration. Address map for this block of registers: [SSI Block Register Offsets.](#page-47-2)

8.12.3 I2C_TIMING_CNFG Register

²C mode timing configuration. Address map for this block of registers: [SSI Block Register Offsets.](#page-47-2)

8.12.4 I2C_ADDR_CNFG Register

I²C mode device address configuration. Address map for this block of registers: [SSI Block Register Offsets](#page-47-2).

8.12.5 SSI_GLOBAL_CNFG Register

Slave Serial Interface Global configuration. Address map for this block of registers: [SSI Block Register Offsets.](#page-47-2)

8.13 APLL Registers

8.13.1 APLL_FB_DIV_FRAC Register

APLL Feedback Divider Fraction Numerator value. Address map for this block of registers: [APLL Block Register](#page-47-3) [Offsets.](#page-47-3)

8.13.2 APLL_FB_DIV_INT Register

APLL Feedback Divider Integer value. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.13.3 APLL_FB_SDM_CNFG Register

APLL Feedback SDM control. Address map for this block of registers: [APLL Block Register Offsets.](#page-47-3)

8.13.4 APLL_CNFG Register

APLL Configuration control. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.13.5 LPF_CNFG Register

APLL Loop Filter Configuration. Address map for this block of registers: [APLL Block Register Offsets.](#page-47-3)

See to [APLL Loop Filter \(LPF\)](#page-33-0) for details. Use the Renesas Timing Commander Software to provide optimal setting recommendations for a specific device configuration.

8.13.6 LPF_3RD_CNFG Register

APLL Loop Filter 3rd Pole control. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.13.7 APLL_LOCK_CNFG Register

APLL Lock Detector control. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.13.8 APLL_LOCK_THRSH Register

APLL Precision Lock Detector Threshold control. Address map for this block of registers: [APLL Block Register](#page-47-3) [Offsets.](#page-47-3)

8.13.9 VCO_CAL_STS Register

APLL VCO Calibration status. Address map for this block of registers: [APLL Block Register Offsets.](#page-47-3)

8.13.10 APLL_STS Register

APLL Lock status. Address map for this block of registers: [APLL Block Register Offsets.](#page-47-3)

8.13.11 APLL_EVENT Register

APLL Event status. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.13.12 APLL_LOL_CNT Register

APLL Loss-of-Lock Event counter. Address map for this block of registers: [APLL Block Register Offsets](#page-47-3).

8.14 INP Registers

8.14.1 REF_CLK_IN_CNFG Register

Reference Clock Input Pad configuration. Address map for this block of registers: [Clock Input Block Register](#page-48-0) [Offsets.](#page-48-0)

Use the Renesas Timing Commander Software to provide correct settings.

RENESAS

9. Package Thermal Information

9.1 Epad Thermal Release Path

To maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in [Figure](#page-73-1) 19. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as heat pipes. The number of vias (such as heat pipes) are application specific and dependent upon the package power dissipation in addition to electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. Renesas recommends using as many vias connected to ground as possible. Renesas also recommends that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process, which may result in voids in solder between the exposed pad/slug and the thermal land. Take precautions to eliminate any solder voids between the exposed heat slug and the land pattern. **Note:** These recommendations are to be used as a guideline only. For further information, see the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.

Figure 19. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (Drawing not to Scale)

9.2 Thermal Characteristics

[1] Multi-Layer PCB with 2 ground and 2 voltage planes.

[2] Assumes ePAD is connected to a ground plane using a grid of 9x9 thermal vias.

10. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the Renesas website. The package information is the most current data available, and is subject to change without revision of this document.

11. Marking Diagram

RC22504A 000GNK #YWW**\$

• Lines 1 and 2 indicate the part number.

- Line 3 indicates the following:
	- "#" denotes stepping.
	- o "YY" is the last two digits of the year; "WW" is the work week number when the part was assembled.
	- "\$" denotes the mark code.

12. Ordering Information

[1] Replace ddd with the desired pre-programmed configuration code provided by Renesas in response to a custom configuration request or use 000 for unprogrammed parts.

Table 41. Product Identification

13. Glossary

RENESAS

RENESAS

RC22504A Datasheet

14. Device Errata

15. Revision History

Package Outline Drawing

Package Code:NBG24P4 24-VFQFPN 4.0 x 4.0 x 0.75 mm Body, 0.50 mm Pitch PSC-4313-04, Revision: 02, Date Created: Jul 20, 2023

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.