

# SLG7RN45336 GreenPAK ™ Logic

### **General Description**

### **Pin Configuration**


Renesas SLG7RN45336 is a low power and small form device. The SoC is housed in a 1.6mm x 1.6mm STQFN package which is optimal for using with small devices.

### **Features**

- Low Power Consumption
- Pb Free / RoHS Compliant
- Halogen Free
- STQFN 12 Package

### **Output Summary**


1 Output - Push Pull 1X







### **Block Diagram**







Pin #	Pin Name	Туре	Pin Description	Internal Resistor	
1	VDD	PWR	Supply Voltage		
2	DATA	Digital Input	Digital Input without Schmitt trigger	1MΩ pulldown	
3	CLK	Digital Input	Digital Input without Schmitt trigger	1MΩ pulldown	
4	CS	Digital Input	Digital Input without Schmitt trigger	1MΩ pulldown	
5	NC		Keep Floating or Connect to GND		
6	NC		Keep Floating or Connect to GND		
7	GND	GND	Ground		
8	NC		Keep Floating or Connect to GND		
9	NC		Keep Floating or Connect to GND		
10	NC		Keep Floating or Connect to GND		
11	NC		Keep Floating or Connect to GND		
12	Output	Digital Output	Push Pull 1X	floating	

### **Ordering Information**

Part Number	Package Type				
SLG7RN45336V	STQFN-12 – Tape and Reel (3k units)				





### **Absolute Maximum Conditions**

Parameter	Min.	Max.	Unit		
Supply Voltage on VDD relative t	-0.5	7	V		
DC Input Voltage	GND - 0.5V	VDD + 0.5V	V		
Maximum Average or DC Current (Through pin)		12	mA		
Current at Input Pin	-1.0	1.0	mA		
Input leakage (Absolute Valu	le)		1000	nA	
Storage Temperature Rang	je	-65	150	°C	
Junction Temperature	Junction Temperature				
ESD Protection (Human Body N	2000		V		
ESD Protection (Charged Device	1000		V		
Moisture Sensitivity Level		1			

### **Electrical Characteristics**

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage		3.3	5	5.2	V
TA	Operating Temperature		20	25	30	°C
C <sub>VDD</sub>	Capacitor Value at VDD			0.1		μF
CIN	Input Capacitance			4		pF
ΙQ	Quiescent Current	Static inputs and floating outputs		1		μA
Vo	Maximal Voltage Applied to any PIN in High-Impedance State				VDD	V
IVDD	Maximum Average or DC Current Through VDD Pin	T <sub>J</sub> = 85°C			73	mA
IVDD	(Per chip side, see Note 2)	T <sub>J</sub> = 110°C			35	mA
Ignd	Maximum Average or DC Current Through GND Pin	T <sub>J</sub> = 85°C			92	mA
IGND	(Per chip side, see Note 2)	T <sub>J</sub> = 110°C			44	mA
VIH	HIGH-Level Input Voltage	Logic Input at VDD=3.3V	1.78		VDD	V
VIH	The rever liput voltage	Logic Input at VDD=5.0V	2.64		VDD	V
VIL	LOW-Level Input Voltage	Logic Input at VDD=3.3V	0		1.21	V
VIL	LOW-Level input voltage	Logic Input at VDD=5.0V	0		1.84	V
Maria	HIGH-Level Output Voltage	Push-Pull 1X, Open Drain PMOS 1X, I <sub>OH</sub> =3mA, at VDD=3.3V	2.71	3.09		~
Vон		Push-Pull 1X, Open Drain PMOS 1X, I <sub>OH</sub> =5mA, at VDD=5.0V	4.15	4.73		V
M		Push-Pull 1X, I <sub>OL</sub> =3mA, at VDD=3.3V		0.18	0.28	V
V <sub>OL</sub>	LOW-Level Output Voltage	Push-Pull 1X, I <sub>OL</sub> =5mA, at VDD=5.0V		0.23	0.33	V
Іон	HIGH-Level Output Current (Note 1)	Push-Pull 1X, Open Drain PMOS 1X, V <sub>OH</sub> =2.4V, at VDD=3.3V	5.83	10.18		mA





		Push-Pull 1X, Open Drain PMOS 1X, V <sub>OH</sub> =2.4V, at VDD=5.0V	21.808	29.1		mA
l la:	LOW-Level Output Current	Push-Pull 1X, V <sub>OL</sub> =0.4V, at VDD=3.3V	4.06	6.44		mA
Iol	(Note 1)	Push-Pull 1X, Vo∟=0.4V, at VDD=5.0V	6.01	9.73		mA
R <sub>PULL_DOWN</sub>	Internal Pull Down Resistance	Pull down on PINs 2, 3, 4		1		MΩ
Tsu	Startup Time	From VDD rising past 1.35 V		0.27		ms
PONTHR	Power On Threshold	V <sub>DD</sub> Level Required to Start Up the Chip	1.182	1.346	1.505	V
POFFTHR	Power Off Threshold	V <sub>DD</sub> Level Required to Switch Off the Chip	0.752	0.918	1.11	V

Note:


 DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.
The GreenPAK's power rails are divided in two sides. Pins 2, 3, 4 and 6 are connected to one side, pins 8, 9, 10 and 12 to another.

3. Guaranteed by Design.





### **Typical Application Circuit**







### **Functionality Waveforms**

Channel 1 (yellow/top line) – PIN# 2 (DATA) Channel 2 (light blue/2nd line) – PIN# 3 (CLK) Channel 3 (magenta/3rd line) – PIN# 4 (CS) Channel 4 (blue/bottom line) – PIN# 12 (Output)

	// 3 5.00V/ 4 5.00V/	221.0s 50.00s/ Stop	£ 1 2.50V
			III Acquisition II Normal 200kSa/s
			: Channels :
			DC 10.0:1 DC 10.0:1
		,, A dalabaa kasa kasa kasa kasa kasa kasa kasa	DC 10.0.1
			00
-			
			atomatic -
	I A A A A A A A A A A A A A A A A A A A		


Figure1. Chip functionality







### Package Top Marking




Datasheet Revision	Programming Code Number	Lock Status	Checksum	Part Code	Revision	Date
0.11	001	U	0xE748DE4E			07/11/2023


The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.





### **Package Drawing and Dimensions**







#### Unit: mm Symbol Symbol Min Nom. Max Min Nom. Max 0.55 0.60 1.55 0.50 A D 1.60 1.65 0.060 A1 Е 0.005 1.55 1.60 1.65 -A2 0.10 0.15 0.20 0.26 0.31 0.36 L 0.13 0.18 0.23 L1 0.175 0.225 0.275 b 0.40 BSC S 0.2 REF е






### **Tape and Reel Specification**

		Nominal	Max			Leader (min)		Trailer (min)		Таре	Part
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	Reel & Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 12L FC 0.4P Green	12	1.6x1.6x0.55	3000	3000	178/60	100	400	100	400	8	4

### **Carrier Tape Drawing and Dimensions**

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	w
STQFN 12L FC 0.4P Green	1.8±0.05	1.8±0.05	±0.7	4	4	1.5	1.75	3.5	8



### **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 1.408 mm<sup>3</sup> (nominal). More information can be found at <u>www.jedec.org.</u>





#### **Recommended Land Pattern**

Units: µm

Exposed Pad (PKG face down)

Recommended Land Pattern (PKG face down) 1900 970 390 (x4) 12 1 180 1120 1900 190 465 190 (x8) 210 (x12)

(x12) (x12)(





### **Datasheet Revision History**

Date	Version	Change
10/22/2021	0.10	New design for SLG46110 chip
07/11/2023	0.11	Moved to Renesas template



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.