

General Description

Renesas SLG7RN46350 is a low power and small form device. The SoC is housed in a 2mm x 3mm STQFN package which is optimal for using with small devices.


Features

- Low Power Consumption
- Pb - Free / RoHS Compliant
- Halogen - Free
- STQFN - 20 Package

Output Summary

12 Outputs - Push Pull 1X

Pin Configuration




20-pin STQFN
(Top View)

Pin name

Pin #	Pin name	Pin #	Pin name
1	VDD	11	GND
2	LED1	12	NC
3	LED2	13	GPIO_DIR
4	SEL_0	14	VDD2
5	LED3	15	GPIO_ST
6	KEY	16	GPIO_DIR
7	GPIO_ST	17	GPIO_ST
8	SCL	18	GPIO_DIR
9	SDA	19	GPIO_ST
10	LED4	20	GPIO_DIR

Block Diagram



Pin Configuration

Pin #	Pin Name	Type	Pin Description	Internal Resistor
1	VDD	PWR	Supply Voltage	--
2	LED1	Digital Output	Push Pull 1X	floating
3	LED2	Digital Output	Push Pull 1X	floating
4	SEL_0	Digital Input	Digital Input without Schmitt trigger	10kΩ pulldown
5	LED3	Digital Output	Push Pull 1X	floating
6	KEY	Digital Input	Digital Input with Schmitt trigger	1MΩ pulldown
7	GPIO_ST	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	1MΩ pulldown
8	SCL	Digital Input	Low Voltage Digital Input	floating
9	SDA	Digital Input	Low Voltage Digital Input	floating
10	LED4	Digital Output	Push Pull 1X	floating
11	GND	GND	Ground	--
12	NC	--	Keep Floating or Connect to GND	--
13	GPIO_DIR	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	floating
14	VDD2	PWR	Supply Voltage	--
15	GPIO_ST	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	1MΩ pulldown
16	GPIO_DIR	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	floating
17	GPIO_ST	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	1MΩ pulldown
18	GPIO_DIR	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	floating
19	GPIO_ST	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	1MΩ pulldown
20	GPIO_DIR	Bi-directional	Digital Input with Schmitt trigger / Push Pull 1X	floating

Ordering Information

Part Number	Package Type
SLG7RN46350V	20-pin STQFN
SLG7RN46350V	20-pin STQFN - Tape and Reel (3k units)

Absolute Maximum Conditions

Parameter	Min.	Max.	Unit
V_{HIGH} to GND	-0.3	7	V
Voltage at Input Pin	GND-0.5V	VDD+0.5V	V
Maximum Average or DC Current Through V_{DD} Pin	--	90	mA
Maximum Average or DC Current Through V_{DD2} Pin	--	90	mA
Maximum Average or DC Current Through GND Pin (Per chip side, (Note 1))	--	100	mA
Maximum Average or DC Current (Through pin)	Push-Pull 1x		mA
Current at Input Pin	-1.0	1.0	mA
Input leakage (Absolute Value)	--	1000	nA
Storage Temperature Range	-65	150	°C
Junction Temperature	--	150	°C
ESD Protection (Human Body Model)	2000	--	V
ESD Protection (Charged Device Model)	1300	--	V
Moisture Sensitivity Level	1		

Note 1 The GreenPAK's GND rail is divided in two sides. IOs 0 to 6, SCL, SDA are connected to one side and IOs 7 to 14 are connected to another side.

Electrical Characteristics

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		2.4	3.3	5.5	V
V_{DD2}	Supply Voltage		1.71	3.3	5.5	V
T_A	Operating Temperature		-40	25	85	°C
C_{VDD}	Capacitor Value at VDD		--	0.1	--	µF
C_{IN}	Input Capacitance		--	4	--	pF
I_Q	Quiescent Current	VDD=5.5V; SCL and SDA HIGH; floating outputs	--	1	--	µA
V_O	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	VDD+0.3	V
V_{IH}	HIGH-Level Input Voltage (Note 1)	Logic Input	0.7xVDD	--	VDD+0.3	V
		Logic Input with Schmitt Trigger	0.8xVDD	--	VDD+0.3	V
		Low-Level Logic Input	1.25	--	VDD+0.3	V
V_{IL}	LOW-Level Input Voltage (Note 1)	Logic Input	GND-0.3	--	0.3xVDD	V
		Logic Input with Schmitt Trigger	GND-0.3	--	0.2xVDD	V
		Low-Level Logic Input	GND-0.3	--	0.5	V
V_{OH}	HIGH-Level Output Voltage (Note 1)	Push-Pull 1X, I_{OH} =100µA at VDD=2.5V	2.389	--	--	V
		Push-Pull 1X, I_{OH} =3mA at VDD=3.3V	3.039	--	--	V
		Push-Pull 1X, I_{OH} =5mA at VDD=5.0V	4.678	--	--	V
V_{OL}	LOW-Level Output Voltage (Note 1)	Push-Pull 1X, I_{OL} =100µA, at VDD=2.5V	--	--	0.079	V
		Push-Pull 1X, I_{OL} =3mA, at VDD=3.3V	--	--	0.195	V

		Push-Pull 1X, $I_{OL}=5\text{mA}$, at $V_{DD}=5.0\text{V}$	--	--	0.256	V
I_{OH}	HIGH-Level Output Current (Note 1)	Push-Pull 1X, $V_{OH}=V_{DD}-0.2\text{V}$ at $V_{DD}=2.5\text{V}$	1.76	--	--	mA
		Push-Pull 1X, $V_{OH}=2.4\text{V}$ at $V_{DD}=3.3\text{V}$	8.56	--	--	mA
		Push-Pull 1X, $V_{OH}=2.4\text{V}$ at $V_{DD}=5.0\text{V}$	25.12	--	--	mA
I_{OL}	LOW-Level Output Current (Note 1)	Push-Pull 1X, $V_{OL}=0.15\text{V}$, at $V_{DD}=2.5\text{V}$	1.87	--	--	mA
		Push-Pull 1X, $V_{OL}=0.4\text{V}$, at $V_{DD}=3.3\text{V}$	5.90	--	--	mA
		Push-Pull 1X, $V_{OL}=0.4\text{V}$, at $V_{DD}=5.0\text{V}$	7.67	--	--	mA
R_{PULL_DOWN}	Internal Pull Down Resistance (Note 1)	Pull down on PIN 4	--	10	--	k Ω
		Pull down on PINs 6, 7, 15, 17, 19	--	1	--	M Ω
T_{SU}	Startup Time	From V_{DD} rising past PON_{THR}	--	1.66	2.59	ms
PON_{THR}	Power On Threshold	V_{DD} Level Required to Start Up the Chip	1.60	1.85	2.07	V
$POFF_{THR}$	Power Off Threshold	V_{DD} Level Required to Switch Off the Chip	0.97	1.23	1.46	V

Note:

- PINs 1 to 10 are powered from V_{DD} and PINs 12 to 20 are powered from V_{DD2} .
- Guaranteed by Design.


I²C Specifications

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
F_{SCL}	Clock Frequency, SCL	$V_{DD} = (2.3...5.5)\text{V}$	--	--	400	kHz
t_{LOW}	Clock Pulse Width Low	$V_{DD} = (2.3...5.5)\text{V}$	1300	--	--	ns
t_{HIGH}	Clock Pulse Width High	$V_{DD} = (2.3...5.5)\text{V}$	600	--	--	ns
t_i	Input Filter Spike Suppression (SCL, SDA)	$V_{DD} = (2.3...5.5)\text{V}$	--	--	95	ns
t_{AA}	Clock Low to Data Out Valid	$V_{DD} = (2.3...5.5)\text{V}$	--	--	900	ns
t_{BUF}	Bus Free Time between Stop and Start	$V_{DD} = (2.3...5.5)\text{V}$	1300	--	--	ns
t_{HD_STA}	Start Hold Time	$V_{DD} = (2.3...5.5)\text{V}$	600	--	--	ns
t_{SU_STA}	Start Set-up Time	$V_{DD} = (2.3...5.5)\text{V}$	600	--	--	ns
t_{HD_DAT}	Data Hold Time	$V_{DD} = (2.3...5.5)\text{V}$	0	--	--	ns
t_{SU_DAT}	Data Set-up Time	$V_{DD} = (2.3...5.5)\text{V}$	100	--	--	ns
t_R	Inputs Rise Time	$V_{DD} = (2.3...5.5)\text{V}$	--	--	300	ns
t_F	Inputs Fall Time	$V_{DD} = (2.3...5.5)\text{V}$	--	--	300	ns
t_{SU_STO}	Stop Set-up Time	$V_{DD} = (2.3...5.5)\text{V}$	600	--	--	ns
t_{DH}	Data Out Hold Time	$V_{DD} = (2.3...5.5)\text{V}$	50	--	--	ns

Chip address

HEX	BIN	DEC
0x10	0010000	16

Package Top Marking



- XXXXX - Part ID FieldL identifies the specific device configuration
- DD - Date Code Field: Coded date of manufacture
- LLL - Lot Code: Designates Lot #
- C - Assembly Site/COO: Specifies Assembly Site/Country of Origin
- RR - Revision Code: Device Revision

Datasheet Revision	Programming Code Number	Lock Status	Checksum	Part Code	Revision	Date
0.10	001	U	0xAABEB0A5			03/06/2023


Lock coverage for this part is indicated by , from one of the following options:

<input checked="" type="checkbox"/>	Unlocked
<input type="checkbox"/>	Partly lock read
<input type="checkbox"/>	Partly lock write
<input type="checkbox"/>	Partly lock read and write
<input type="checkbox"/>	Partly lock read and lock write
<input type="checkbox"/>	Lock read and partly lock write
<input type="checkbox"/>	Read lock
<input type="checkbox"/>	Write lock
<input type="checkbox"/>	Lock read and write


The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.

Package Outlines

STQFN 20L 2x3mm 0.4P FCD Package
IC Net Weight: 0.008 g



Marking View



BTM View



Side View


Unit: mm

Tape and Reel Specification

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 20L 2x3mm 0.4P FCD	20	2 x 3 x 0.55	3000	3000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 20L 2x3mm 0.4P FCD	2.2	3.15	0.76	4	4	1.5	1.75	3.5	8





Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.30 mm³ (nominal). More information can be found at www.jedec.org.

Layout Guidelines

 Exposed Pad
(PKG face down)

 Recommended Land Pattern
(PKG face down)



Unit: μm

Datasheet Revision History

Date	Version	Change
03/06/2023	0.10	New design for SLG46826 chip

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.