

GreenPAK ™

**Sequencer prototype for RZ/T2 Series** 

**Pin Configuration** 

#### General Description

Renesas SLG7RN46468 is a low power and small form device. The SoC is housed in a 1.6mm x 2.0mm STQFN package which is optimal for using with small devices.

#### Features

- Low Power Consumption
- Pb Free / RoHS Compliant
- Halogen Free
- STQFN 14 Package

#### **Output Summary**

5 Outputs - Push Pull 1X

|   | <br>14 |  |
|---|--------|--|
| 1 |        |  |
|   |        |  |
|   |        |  |
|   |        |  |
|   |        |  |

14-pin STQFN (Top View)


#### Pin name

| Pin # | Pin name | Pin # | Pin name |
|-------|----------|-------|----------|
| 1     | VDD      | 8     | GND      |
| 2     | NC       | 9     | GATE_D   |
| 3     | SCL      | 10    | RESET#   |
| 4     | SDA      | 11    | 5V_Q     |
| 5     | NC       | 12    | GATE_C   |
| 6     | NC       | 13    | GATE_B   |
| 7     | NC       | 14    | GATE_A   |





### **Block Diagram**







# **Sequencer prototype for RZ/T2 Series**

| Pin # | Pin Name | Туре                | Pin Description                       | Internal Resistor |
|-------|----------|---------------------|---------------------------------------|-------------------|
| 1     | VDD      | PWR                 | Supply Voltage                        |                   |
| 2     | NC       |                     | Keep Floating or Connect to GND       |                   |
| 3     | SCL      | Digital Input       | Digital Input without Schmitt trigger | floating          |
| 4     | SDA      | Digital Input       | Digital Input without Schmitt trigger | floating          |
| 5     | NC       |                     | Keep Floating or Connect to GND       |                   |
| 6     | NC       |                     | Keep Floating or Connect to GND       |                   |
| 7     | NC       |                     | Keep Floating or Connect to GND       |                   |
| 8     | GND      | GND                 | Ground                                |                   |
| 9     | GATE_D   | Digital Output      | Push Pull 1X                          | floating          |
| 10    | RESET#   | Digital Output      | Push Pull 1X                          | floating          |
| 11    | 5V_Q     | Analog Input/Output | Analog Input/Output                   | floating          |
| 12    | GATE_C   | Digital Output      | Push Pull 1X                          | floating          |
| 13    | GATE_B   | Digital Output      | Push Pull 1X                          | floating          |
| 14    | GATE_A   | Digital Output      | Push Pull 1X                          | floating          |

## **Ordering Information**

| Part Number  | Package Type                            |
|--------------|---|
| SLG7RN46468V | 14-pin STQFN                            |
| SLG7RN46468V | 14-pin STQFN - Tape and Reel (3k units) |





**Sequencer prototype for RZ/T2 Series** 

#### **Absolute Maximum Conditions**

| Parameter  |                            | Min.     | Max.           | Unit |
|--|----------------------------|----------|----------------|------|
| V <sub>HIGH</sub> to GND   |                            | -0.3     | 7              | V    |
| Voltage at Input Pin   |                            | GND-0.5V | $V_{DD}$ +0.5V | V    |
| Maximum Average or DC Current (Through V <sub>DD</sub> or GND pin) |                            |          | 90             | mA   |
| Maximum Average or DC Current<br>(Through pin) Push-Pull 1x        |                            |          | 11             | mA   |
| Current at Input Pin   |                            | -1.0     | 1.0            | mA   |
| Input leakage Current (Absolute                                    | Value)                     |          | 1000           | nA   |
| Storage Temperature Rang   | ge                         | -65      | 150            | °C   |
| Junction Temperature   | Junction Temperature       |          | 150            | °C   |
| ESD Protection (Human Body Model)                                  |                            | 2000     |                | V    |
| ESD Protection (Charged Device Model)                              |                            | 1300     |                | V    |
| Moisture Sensitivity Level   | Moisture Sensitivity Level |          |                |      |

### **Electrical Characteristics**

| Symbol | Parameter  | Condition/Note   | Min.    | Тур. | Max.    | Unit |
|--------|--|--|---------|------|---------|------|
| Vdd    | Supply Voltage   |  | 2.3     | 5    | 5.5     | V    |
| TA     | Operating Temperature  |  | -40     | 25   | 85      | °C   |
| CVDD   | Capacitor Value at VDD   |  |         | 0.1  |         | μF   |
| CIN    | Input Capacitance  |  |         | 4    |         | pF   |
| lq     | Quiescent Current  | Static inputs and floating outputs.<br>PIN#3 and PIN#4 are HIGH,<br>PIN#11 are LOW |         | 48   |         | μA   |
| Vo     | Maximal Voltage Applied to<br>any PIN in High-Impedance<br>State |  |         |      | VDD+0.3 | V    |
| VIH    | HIGH-Level Input Voltage   | Logic Input  | 0.7xVDD |      | VDD+0.3 | V    |
| VIL    | LOW-Level Input Voltage  | Logic Input  | GND-0.3 |      | 0.3xVDD | V    |
|        |  | Push-Pull 1X, I <sub>OH</sub> =1mA at VDD=2.5V                                     | 2.15    |      |         | V    |
| Vон    | HIGH-Level Output Voltage  | Push-Pull 1X, I <sub>OH</sub> =3mA at<br>VDD=3.3V                                  | 2.7     |      |         | V    |
|        |  | Push-Pull 1X, Ioн=5mA at<br>VDD=5.0V   | 4.16    |      |         | V    |
|        |  | Push-Pull 1X, IoL=1mA, at<br>VDD=2.5V  |         |      | 0.103   | V    |
| Vol    | LOW-Level Output Voltage   | Push-Pull 1X, I <sub>OL</sub> =3mA, at<br>VDD=3.3V                                 |         |      | 0.218   | V    |
|        |  | Push-Pull 1X, I₀∟=5mA, at<br>VDD=5.0V  |         |      | 0.270   | V    |
|        |  | Push-Pull 1X, V <sub>OH</sub> =VDD-0.2V at<br>VDD=2.5V                             | 1.37    |      |         | mA   |
| Іон    | HIGH-Level Output Current (Note 1)                               | Push-Pull 1X, V <sub>OH</sub> =2.4V at<br>VDD=3.3V                                 | 5.61    |      |         | mA   |
|        |  | Push-Pull 1X, V <sub>OH</sub> =2.4V at<br>VDD=5.0V                                 | 20.42   |      |         | mA   |
| lo∟    | LOW-Level Output Current<br>(Note 1)                             | Push-Pull 1X, V <sub>OL</sub> =0.15V, at<br>VDD=2.5V                               | 1.52    |      |         | mA   |





# **Sequencer prototype for RZ/T2 Series**

|                   |                              | Push-Pull 1X, V <sub>0L</sub> =0.4V, at<br>VDD=3.3V          | 5.42 |       |       | mA |
|-------------------|------------------------------|--|------|-------|-------|----|
|                   |                              | Push-Pull 1X, V <sub>OL</sub> =0.4V, at VDD=5.0V             | 7.36 |       |       | mA |
| <b>–</b>          | Dalar O Time a               | At temperature 25°C  | 20   | 22    | 24    | μs |
| T <sub>DLY0</sub> | Delay0 Time                  | At temperature -40 +85°C (Note 3)                            | 19   | 22    | 27    | μs |
| т                 | Delevit Time                 | At temperature 25°C  | 14.8 | 15.1  | 15.5  | ms |
| T <sub>DLY1</sub> | Delay1 Time                  | At temperature -40 +85°C (Note 3)                            | 14.7 | 15.1  | 15.7  | ms |
| TDLY2             | Delay2 Time                  | At temperature 25°C  | 14.8 | 15.1  | 15.5  | ms |
| I DLY2            | Delayz Time                  | At temperature -40 +85°C (Note 3)                            | 14.7 | 15.1  | 15.7  | ms |
| T                 | Delay3 Time                  | At temperature 25°C  | 49.3 | 50.1  | 51.0  | ms |
| T <sub>DLY3</sub> | Delays Tille                 | At temperature -40 +85°C (Note 3)                            | 49.2 | 50.1  | 51.6  | ms |
| т                 | Delay/4 Time                 | At temperature 25°C  | 19.7 | 20.1  | 20.6  | ms |
| T <sub>DLY4</sub> | Delay4 Time                  | At temperature -40 +85°C (Note 3)                            | 19.6 | 20.1  | 20.8  | ms |
| т                 | Delay E Time                 | At temperature 25°C  | 14.8 | 15.1  | 15.5  | ms |
| T <sub>DLY5</sub> | Delay5 Time                  | At temperature -40 +85°C (Note 3)                            | 14.7 | 15.1  | 15.7  | m  |
| т                 |                              | At temperature 25°C  | 29.6 | 30.1  | 30.7  | m  |
| T <sub>DLY6</sub> | Delay6 Time                  | At temperature -40 +85°C (Note 3)                            | 29.5 | 30.1  | 31.1  | m  |
| T <sub>DLY7</sub> | Deley 7 Time                 | At temperature 25°C  | 99.0 | 100.3 | 102.6 | m  |
| I DLY7            | Delay7 Time                  | At temperature -40 +85°C (Note 3)                            | 97.9 | 100.3 | 109.7 | m  |
|                   |                              | Low to High transition, at<br>temperature 25°C               | 2082 |       | 2229  | m\ |
| N/                | Analog Comparator2           | Low to High transition, at<br>temperature -40 +85°C (Note 3) | 1979 |       | 2372  | m\ |
| VACMP2            | Threshold Voltage            | High to Low transition, at temperature 25°C                  | 1708 |       | 1840  | m\ |
|                   |                              | High to Low transition, at temperature -40 +85°C (Note 3)    | 1624 |       | 1959  | m∖ |
| Mar               | Analog Comparator Hysteresis | ACMP 2 at temperature 25°C                                   | 187  | 192   | 197   | m\ |
| VHYST             | Voltage (Note 3)             | ACMP 2 at temperature -40 +85°C                              | 186  | 192   | 198   | m\ |
| Ts∪               | Startup Time                 | From VDD rising past PONTHR                                  |      | 1     | 2     | ms |
| PONTHR            | Power On Threshold           | V <sub>DD</sub> Level Required to Start Up the Chip          | 1.60 | 1.85  | 2.05  | V  |
| POFFTHR           | Power Off Threshold          | V <sub>DD</sub> Level Required to Switch Off the Chip        | 0.85 | 1.25  | 1.5   | V  |

Note:

1. DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.

2. The GreenPAK's power rails are divided in two sides.

3. Guaranteed by Design.

### **I<sup>2</sup>C Specifications**

| Symbol | Parameter                                 | Condition/Note               | Min. | Тур. | Max. | Unit |
|--------|---|------------------------------|------|------|------|------|
| Fsc∟   | Clock Frequency, SCL                      | V <sub>DD</sub> = (2.35.5) V |      |      | 400  | kHz  |
| tLOW   | Clock Pulse Width Low                     | V <sub>DD</sub> = (2.35.5) V | 1300 |      |      | ns   |
| tніgн  | Clock Pulse Width High                    | V <sub>DD</sub> = (2.35.5) V | 600  |      |      | ns   |
|        |   | $V_{DD} = 2.5V \pm 8\%$      |      |      | 95   | ns   |
| tı     | Input Filter Spike Suppression (SCL, SDA) | $V_{DD} = 3.3V \pm 10\%$     |      |      | 95   | ns   |
|        | (SCL, SDA)                                | $V_{DD} = 5.0V \pm 10\%$     |      |      | 111  | ns   |
| taa    | Clock Low to Data Out Valid               | V <sub>DD</sub> = (2.35.5) V |      |      | 900  | ns   |





# **Sequencer prototype for RZ/T2 Series**

| tBUF                | Bus Free Time between Stop<br>and Start | V <sub>DD</sub> = (2.35.5) V | 1300 | <br>    | ns |
|---------------------|---|------------------------------|------|---------|----|
| t <sub>HD_STA</sub> | Start Hold Time                         | V <sub>DD</sub> = (2.35.5) V | 600  | <br>    | ns |
| t <sub>su_sta</sub> | Start Set-up Time                       | V <sub>DD</sub> = (2.35.5) V | 600  | <br>    | ns |
| t <sub>HD_DAT</sub> | Data Hold Time                          | V <sub>DD</sub> = (2.35.5) V | 0    | <br>    | ns |
| t <sub>SU_DAT</sub> | Data Set-up Time                        | V <sub>DD</sub> = (2.35.5) V | 100  | <br>    | ns |
| t <sub>R</sub>      | Inputs Rise Time                        | V <sub>DD</sub> = (2.35.5) V |      | <br>300 | ns |
| t⊧                  | Inputs Fall Time                        | V <sub>DD</sub> = (2.35.5) V |      | <br>300 | ns |
| t <sub>su_sto</sub> | Stop Set-up Time                        | V <sub>DD</sub> = (2.35.5) V | 600  | <br>    | ns |
| t <sub>DH</sub>     | Data Out Hold Time                      | V <sub>DD</sub> = (2.35.5) V | 50   | <br>    | ns |

### Chip address

| HEX  | BIN     | DEC |
|------|---------|-----|
| 0x08 | 0001000 | 8   |





#### **I2C Description**

#### 1. I2C Basic Command Structure

Each command to the I2C Serial Communications block begins with a Control Byte. The bits inside this Control Byte are shown in Figure 1. After the Start bit, the first four bits are a control code, which can be set by the user in reg<2027:2024>. The Block Address is the next three bits (A10, A9, A8), which will define the most significant bits in the addressing of the data to be read ("1") or written ("0") by the command. This Control Byte will be followed by an Acknowledge bit (ACK).

With the exception of the Current Address Read command, all commands will have the Control Byte followed by the Word Address. The Word Address, in conjunction with the three address bits in the Control Byte, will define the specific data byte to be read or written in the command. Figure 1 shows this basic command structure.




Figure 1. I2C Basic Command Structure

#### 2. I2C Serial General Timing

Shown in Figure 2 is the general timing characteristics for the I2C Serial Communications block.




Figure2. I2C Serial General Timing






# **Sequencer prototype for RZ/T2 Series**


#### 3. I2C Serial Communications: Read and Write Commands

Following the Start condition from the master, the Control Code [4 bits], the block address [3 bits] and the R/W bit (set to "0"), is placed onto the bus by the Bus Master. After the I2C Serial Communications block has provided an Acknowledge bit (ACK) the next byte transmitted by the master is the Word Address. The Block Address is the next three bits, and is the higher order addressing bits (A10, A9, A8), which when added to the Word Address will together set the internal address pointer in the SLG7RN46468 to the correct data byte to be written. After the SLG7RN46468 sends another Acknowledge bit, the Bus Master will transmit the data byte to be written into the addressed memory location. The SLG7RN46468 again provides an Acknowledge bit and then the Bus Master generates a Stop condition. The internal write cycle for the data will take place at the time that the SLG7RN46468 generates the Acknowledge bit.



The Random Read command starts with a Control Byte (with  $R/\overline{W}$  bit set to "0", indicating a write command) and Word Address to set the internal byte address, followed by a Start bit, and then the Control Byte for the read (exactly the same as the Byte Write command). The Start bit in the middle of the command will halt the decoding of a Write command, but will set the internal address counter in preparation for the second half of the command. After the Start bit, the Bus Master issues a second control byte with the  $R/\overline{W}$  bit set to "1", after which the SLG7RN46468 issues an Acknowledge


bit, followed by the requested eight data bits.







### Package Top Marking



| Datasheet<br>Revision | Programming<br>Code Number | Lock<br>Status | Checksum   | Part Code | Revision | Date       |
|-----------------------|----------------------------|----------------|------------|-----------|----------|------------|
| 0.11                  | 002                        | U              | 0x33D4EE26 |           |          | 04/27/2023 |

Lock coverage for this part is indicated by  $\sqrt{}$ , from one of the following options:

| <br>Unlocked                     |
|----------------------------------|
| Partly lock read (mode 1)        |
| Partly lock read2 (mode 2)       |
| Partly lock read2/write (mode 3) |
| All lock read (mode 4)           |
| All lock write (mode 5)          |
| All lock read/write (mode 6)     |

The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.


SLG7RN46468 DS r011





# **Sequencer prototype for RZ/T2 Series**

### **Package Outlines**



STQFN 14L 1.6 x 2.0 x 0.55 mm 0.4P FC Package

| Symbol | Min   | Nom.     | Max   | Symbol | Min      | Nom. | Max  |  |
|--------|-------|----------|-------|--------|----------|------|------|--|
| А      | 0.50  | 0.55     | 0.60  | D      | 1.95     | 2.00 | 2.05 |  |
| A1     | 0.005 |          | 0.050 | E      | 1.55     | 1.60 | 1.65 |  |
| A2     | 0.10  | 0.15     | 0.20  | L      | 0.25     | 0.30 | 0.35 |  |
| b      | 0.13  | 0.18     | 0.23  | L1     | 0.35     | 0.40 | 0.45 |  |
| е      | (     | 0.40 BSC |       | S      | 0.21 REF |      |      |  |






# **Sequencer prototype for RZ/T2 Series**

#### **Tape and Reel Specification**

|   | # of<br>Pins | Nominal<br>Package Size<br>[mm] | Max Units |         | Reel & Hub | Leader (min) |                | Trailer (min) |                | Таре          | Part          |
|---|--------------|---------------------------------|-----------|---------|------------|--------------|----------------|---------------|----------------|---------------|---------------|
| Package<br>Type                             |              |                                 | per Reel  | per Box | Size [mm]  | Pockets      | Length<br>[mm] | Pockets       | Length<br>[mm] | Width<br>[mm] | Pitch<br>[mm] |
| STQFN<br>14L<br>1.6x2mm<br>0.4P FC<br>Green | 14           | 1.6x2.0x0.55                    | 3000      | 3000    | 178 / 60   | 100          | 400            | 100           | 400            | 8             | 4             |

### **Carrier Tape Drawing and Dimensions**

| Package<br>Type                           | Pocket<br>BTM<br>Length | Pocket<br>BTM<br>Width | Pocket<br>Depth | Index<br>Hole<br>Pitch | Pocket<br>Pitch | Index<br>Hole<br>Diameter | Index<br>Hole to<br>Tape<br>Edge | Index<br>Hole to<br>Pocket<br>Center | Tape<br>Width |
|---|-------------------------|------------------------|-----------------|------------------------|-----------------|---------------------------|----------------------------------|--------------------------------------|---------------|
|   | A0                      | В0                     | K0              | P0                     | P1              | D0                        | E                                | F                                    | w             |
| STQFN<br>14L 1.6x2<br>mm 0.4P<br>FC Green | 1.9                     | 2.3                    | 0.76            | 4                      | 4               | 1.5                       | 1.75                             | 3.5                                  | 8             |




### **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm<sup>3</sup> (nominal) for STQFN 14L Package. More information can be found at <u>www.jedec.org.</u>





## **Layout Guidelines**



Unit: um





**Sequencer prototype for RZ/T2 Series** 

## **Datasheet Revision History**

| Date       | Version | Change  |
|------------|---------|---|
| 04/10/2023 | 0.10    | New design for SLG46855 chip, based on the SLG7RN46304V |
| 04/27/2023 | 0.11    | Changed design, added ACMP2L                            |



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.