# **TP65H050G4BS**

RENESAS

650V SuperGaN® FET in TO-263 (source tab)

## Description

The TP65H050G4BS 650V, 50 m $\Omega$  gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN<sup>®</sup> platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

#### **Related Literature**


- <u>Recommended External Circuitry for GaN FETs</u>
- <u>Printed Circuit Board Layout and Probing</u>


#### **Ordering Information**

Part Number	Package	Package Configuration
TP65H050G4BS	T0-263	Source Tab

TP65H050G4BS T0-263







**Cascode Schematic Symbol** 

Cascode Device Structure

### Features

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
- Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

## Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications		
V <sub>DSS</sub> (V)	650	
V <sub>DSS(TR)</sub> (V)	800	
$R_{DS(on)eff}(m\Omega)$ max*	60	
Q <sub>RR</sub> (nC) typ	120	
Q <sub>G</sub> (nC) typ	16	

\* Dynamic on-resistance; see Figures 18 and 19

Symbol	Parameter	Limit Value	Unit	
V <sub>DSS</sub>	Drain to source voltage ( $T_J = -55$	°C to 150°C)	650	
VDSS(TR)	Transient drain to source voltage	a	800	V
V <sub>GSS</sub>	Gate to source voltage		±20	
PD	Maximum power dissipation @Tc	Maximum power dissipation @Tc=25°C		W
1	Continuous drain current @Tc=25°C b		34	А
Ι <sub>D</sub>	Continuous drain current @Tc=100°C b		22	А
I <sub>DM</sub>	Pulsed drain current (pulse width	Pulsed drain current (pulse width: 10µs)		А
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Soldering peak temperature °		260	°C

## Absolute Maximum Ratings (T<sub>c</sub>=25 °C unless otherwise stated.)

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <30  $\mu\text{s},$  non repetitive


b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Reflow MSL3

#### **Thermal Resistance**

Symbol	Parameter	Typical	Unit
Rejc	Junction-to-case	1.05	°C/W
R <sub>ØJA</sub>	Junction-to-ambient	40	°C/W

#### **Circuit Implementation**



Simplified Half-bridge Schematic (See also on Figure 14)

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with R<sub>G</sub>=  $30\Omega$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>a</sup>	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) <sup>b</sup>
$200 - 300\Omega$ at 100MHz	[4.7nF + 8Ω] x 2	Not necessary <sup>b</sup>

Notes:

a.  $\mathsf{RC}_{\scriptscriptstyle \mathsf{DGL}}$  should be placed as close as possible to the drain pin

b.  $\mathsf{RC}_{\mbox{\tiny SN}}$  (200pF + 5Ω) is needed only if  $\mathsf{R}_{\mbox{\tiny G}}$  is smaller than recommendations

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward Device Characteristics						
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	-	V	V <sub>GS</sub> =0V
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	3.3	4	4.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.2	-	mV/°C	
R <sub>DS(on)eff</sub>	Drain-source on-resistance a	_	50	60	mΩ	$V_{GS}$ =10V, $I_D$ =22A
NDS(on)eff		_	105	-	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C
IDSS	Drain to course lookage ourrent	_	4	40		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
IDSS	Drain-to-source leakage current	_	15	-	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
	Gate-to-source forward leakage	_	_	100		V <sub>GS</sub> =20V
Igss	current	_	_	-100	nA	V <sub>GS</sub> =-20V
Ciss	Input capacitance	_	1000	-		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	110	-	pF	
CRSS	Reverse transfer capacitance	_	6	-		
C <sub>O(er)</sub>	Output capacitance, energy related b	_	164	-		V <sub>GS</sub> =OV, V <sub>DS</sub> =OV to 400V
C <sub>O(tr)</sub>	Output capacitance, time related <sup>c</sup>	_	280	-	pF	
Q <sub>G</sub>	Total gate charge	_	16	24		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_D$ =22A
Q <sub>GS</sub>	Gate-source charge	_	6	-	nC	
$Q_{\text{GD}}$	Gate-drain charge	_	5	-	1	
Qoss	Output charge	_	120	-	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V
t <sub>D(on)</sub>	Turn-on delay	_	49.2	-		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =22A, Rg=45 $\Omega$ , $Z_{FB}$ =240 $\Omega$ at 100MHz (See Figure 14)
t <sub>R</sub>	Rise time	_	11.3	-		
t <sub>D(off)</sub>	Turn-off delay	_	88.3	-	ns	
t⊧	Fall time	_	10.9	_	1	

## Electrical Parameters (T\_=25 °C unless otherwise stated)

Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{\mbox{\tiny DS}}$  rises from OV to 400V

c. Equivalent capacitance to give same charging time as  $V_{\mbox{\tiny DS}}$  rises from OV to 400V

## **Electrical Parameters** (T=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse D	Device Characteristics		1	8			
Is	Reverse current	_	-	22	A	$V_{GS}$ =0V, Tc=100°C, ≤25% duty cycle	
V <sub>SD</sub> Reverse		_	2.2	2.6	v	V <sub>GS</sub> =0V, I <sub>S</sub> =22A	
	Reverse voltage <sup>a</sup>	_	1.6	1.9		V <sub>GS</sub> =0V, I <sub>S</sub> =11A	
t <sub>RR</sub>	Reverse recovery time	_	50	_	ns Is=22A, V <sub>DD</sub> =400V		
Qrr	Reverse recovery charge	_	120	_	nC	IS-22A, VDD-400V	
(di/dt) <sub>RM</sub>	Reverse diode di/dt b	_	_	2500	A/µs	Circuit implementation an parameters on page 3	

Notes:

a. Includes dynamic  $R_{\text{DS(OT)}}$  effect

b. Reverse conduction di/dt will not exceed this max value with recommended  $R_{\mbox{\tiny G}}$ 

#### Typical Characteristics (Tc=25°C unless otherwise stated)









Figure 1. Typical Output Characteristics TJ=25°C Parameter: V<sub>GS</sub>











## Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

 $I_{DS}$ =32A,  $V_{DS}$ =400V

#### Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width ≤ 10µs,  $V_{GS} \ge 10V$ 




Figure 11. Forward Characteristics of Rev. Diode  $I_{S}{=}f(V_{SD}), \ parameter: \ T_{J}$ 

10<sup>0</sup> 10- $\mathsf{D} = 50\%$  $Z_{th} \left[^{\circ} C/W\right]$  $\mathsf{D} = 20\%$  $\mathsf{D}\,{=}\,10\%$ Single Pulse 10-2 10<sup>-3</sup> 10<sup>-6</sup> 10-3 10-4 10-2 10-1 100 10-5 Time [s]

Figure 12. Transient Thermal Resistance

Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 13. Safe Operating Area Tc=25°C

#### **Test Circuits and Waveforms**




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic RDS(on)eff Test Circuit




Figure 15. Switching Time Waveform






Figure 17. Diode Recovery Waveform







#### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN</u> <u>Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short,	Twist the pins of TO-220 or TO-247 to accommodate GDS
both in the drive and power loop	board layout
Minimize lead length of TO-220 and TO-247 package	Use long traces in drive circuit, long lead length of the
when mounting to the PCB	devices
Use shortest sense loop for probing; attach the probe	Use differential mode probe or probe ground clip with long
and its ground connection directly to the test points	wire
See Printed Circuit Board Layout and Probing	


#### **GaN Design Resources**


The complete technical library of GaN design tools can be found at <u>Renesasusa.com/design</u>:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations


#### Mechanical

#### 3 Lead TO-263 Package






## Half-bridge Reference Schematic and PCB Layout



Half-bridge layout Sample (Bottom Layer)



TP65H050G4BS.1v3 May 17, 2023