

# **TP65H050G4YS**

650V SuperGaN® FET in TO-247 (source tab)

# **Description**

The TP65H050G4YS 650V, 50 m $\Omega$  gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

### **Related Literature**


- Recommended External Circuitry for GaN FETs
- Printed Circuit Board Layout and Probing


## **Ordering Information**

Part Number	Package	Package Configuration
TP65H050G4YS	4 Lead TO-247	Source









**Cascode Schematic Symbol** 

**Cascode Device Structure** 

### **Features**

- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss

### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

# **Applications**









- Broad industrialPV inverter
- Servo motor

Key Specifications					
V <sub>DSS</sub> (V)	650				
V <sub>DSS(TR)</sub> (V)	800				
$R_{DS(on)eff}(m\Omega)\;max^*$	60				
Q <sub>RR</sub> (nC) typ	120				
Q <sub>G</sub> (nC) typ	16				

<sup>\*</sup> Dynamic on-resistance; see Figures 18 and 19

# **Absolute Maximum Ratings** (T<sub>c</sub>=25 °C unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -55°C to	650		
V <sub>DSS(TR)</sub>	Transient drain to source voltage a	800	V	
V <sub>GSS</sub>	Gate to source voltage	±20		
P <sub>D</sub>	Maximum power dissipation @Tc=25°	132	W	
	Continuous drain current @Tc=25°C b	35	А	
l <sub>D</sub>	Continuous drain current @Tc=100°C b		22	А
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		150	A
Tc	Operating temperature	Case	-55 to +150	°C
Τ <sub>J</sub>	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature	-55 to +150	°C	
T <sub>SOLD</sub>	Soldering peak temperature °		260	°C
-	Mounting Torque		70	N cm

#### Notes:

## **Thermal Resistance**


Symbol	Parameter	Typical	Unit
Rөлс	Junction-to-case	0.95	°C/W
Roja	Junction-to-ambient	40	°C/W

a. In off-state, spike duty cycle D<0.01, spike duration <30 $\mu$ s, non repetitive

b. For increased stability at high current operation, see Circuit Implementation on page  ${\bf 3}$ 

c. For 10 sec., 1.6mm from the case

## **Circuit Implementation**



Simplified Half-bridge Schematic ( See also on Figure 15 )

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Parameter	Symbol	Value		
Gate Resistor (d)	Rg	47 Ω		
Operating frequency	F <sub>sw</sub>	50~100 kHz		
Gate Ferrite Bead (d)	FB	$180-270~\Omega$ at $100\text{MHz}^{(d)}$		
Gate-to-source Resistor	R1/R2	10 kΩ		
DC Link RC Noise Filter (d)	RC <sub>DCL</sub>	10nF+ 5Ω]		
Switching Node RC Snubber	RCsn	Not Necessary (e)		
Gate Driver	Driver	Si823x/Si827x or similar		

### Note:

- d. For every design and layout, a range of ferrite beads (FB), R<sub>G</sub> and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance
- e.  $RC_{SN}$  (47pF + 5 $\Omega$ ) is needed if
- R<sub>G</sub> is smaller than recommendations
- Layout is not optimized
- Requires high current operation

# **Electrical Parameters** (T<sub>2</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	Device Characteristics						
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V	
V <sub>GS(th)</sub>	Gate threshold voltage	3.3	4	4.8	V	$V_{DS}=V_{GS}$ , $I_{D}=0.7$ mA	
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.2	_	mV/°C		
D	Drain-source on-resistance a	_	50	60	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =22A	
R <sub>DS(on)eff</sub>	Diain-source on-resistance «	_	105	_	11122	V <sub>GS</sub> =10V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C	
		_	4	40		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
I <sub>DSS</sub>	Drain-to-source leakage current	_	15	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
I <sub>GSS</sub>	Gate-to-source forward leakage	_	_	100	nA	V <sub>GS</sub> =20V	
IGSS	current	_	_	-100	IIA	V <sub>GS</sub> =-20V	
Ciss	Input capacitance	_	1000	_			
Coss	Output capacitance	_	110	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Crss	Reverse transfer capacitance	_	2.7	_			
C <sub>O(er)</sub>	Output capacitance, energy related b	_	164	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related c	_	280	_	- pF		
Q <sub>G</sub>	Total gate charge	_	16	24			
Q <sub>G</sub> s	Gate-source charge	_	6	_	nC	$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =22A	
Q <sub>GD</sub>	Gate-drain charge	_	5	_			
Qoss	Output charge	_	112	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	40	_		V =400V V =0V+o 10V	
t <sub>R</sub>	Rise time	_	5	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =22A, $Rg(on)$ =47 $\Omega$ ,	
t <sub>D(off)</sub>	Turn-off delay	_	40	_	ns	Rg(off)=39 $\Omega$ , Z <sub>FB</sub> =120 $\Omega$ at	
t <sub>F</sub>	Fall time	_	8	_		100MHz (See Figure 14)	
E <sub>off</sub>	Turn off Energy	_	72.7	_	μЈ	$V_{DS}$ =400V, $V_{GS}$ =0V to 12V, $R_G$ =47 $\Omega$ , $I_D$ =22A, $Z_{FB}$ =180 $\Omega$	
Eon	Turn on Energy	_	53.8	_	μЈ	at 100MHz	

#### Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions  ${\bf r}$ 

b. Equivalent capacitance to give same stored energy as  $V_{\mbox{\tiny DS}}$  rises from 0V to 400V

c. Equivalent capacitance to give same charging time as  $V_{\tiny DS}$  rises from 0V to 400V

# **Electrical Parameters** (T<sub>2</sub>=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
Reverse Device Characteristics								
I <sub>s</sub> Reverse current		_	_	22	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle		
V	Reverse voltage <sup>a</sup>	_	2.2	2.6	V	V <sub>GS</sub> =0V, I <sub>S</sub> =22A		
V <sub>SD</sub>		_	1.6	1.9		V <sub>GS</sub> =0V, I <sub>S</sub> =11A		
t <sub>RR</sub>	Reverse recovery time	_	50	_	ns	Is=22A, V <sub>DD</sub> =400V		
$Q_{RR}$	Reverse recovery charge	_	0	_	nC	13 227, 700 1007		
(di/dt) <sub>RM</sub>	Reverse diode di/dt <sup>b</sup>	_	_	2500	A/µs	Circuit implementation and parameters on page 3		

Notes:

a. Includes dynamic  $R_{\mbox{\tiny DS(on)}}$  effect

b. Reverse conduction di/dt will not exceed this max value with recommended  $R_{\mbox{\tiny G}}$ 

# **Typical Characteristics** (T<sub>c</sub>=25 °C unless otherwise stated)






Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>

Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>





Figure 3. Typical Transfer Characteristics  $V_{DS}$ =20V, parameter:  $T_J$ 

Figure 4. Normalized On-resistance  $I_D=22A,\ V_{GS}=10V$ 

# Typical Characteristics (T<sub>c</sub>=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V<sub>GS</sub>=0V, f=500kHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I<sub>DS</sub>=22A, V<sub>DS</sub>=400V

16

10

# **Typical Characteristics** (T<sub>c</sub>=25 °C unless otherwise stated)







Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width  $\leq 10 \mu s$ ,  $V_{GS} \geq 10 V$ 







Figure 11. Forward Characteristics of Rev. Diode  $I_S {=} f(V_{SD}), \ parameter; T_J$ 

Figure 12. Transient Thermal Resistance

# **Typical Characteristics** (T₀=25 °C unless otherwise stated)






Figure 13. Safe Operating Area T<sub>C</sub>=25°C

Figure 14. Inductive Switching Loss Tc=25°C  $Rg{=}47\Omega,\,V_{DS}{=}400V$ 

### **Test Circuits and Waveforms**




Figure 13. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Diode Characteristics Test Circuit




Figure 17. Dynamic RDS(on)eff Test Circuit




Figure 14. Switching Time Waveform




Figure 16. Diode Recovery Waveform




Figure 18. Dynamic RDS(on)eff Waveform

## **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Renesas GaN Devices:

DO	DO NOT		
Minimize circuit inductance by keeping traces short,	Twist the pins of TO-220 or TO-247 to accommodate GDS		
both in the drive and power loop	board layout		
Minimize lead length of TO-220 and TO-247 package	Use long traces in drive circuit, long lead length of the		
when mounting to the PCB	devices		
Use shortest sense loop for probing; attach the probe	Use differential mode probe or probe ground clip with long		
and its ground connection directly to the test points	wire		
See Printed Circuit Board Layout and Probing			


### **GaN Design Resources**


The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Evaluation kits
- · Application notes
- Design guides
- Simulation models
- Technical papers and presentations

### Mechanical

# 4 Lead TO-247 Package





### NOTES:

- 1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
- 2. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS D1 & E1.
- 3. OUTLINE CONFORMS TO JEDEC TO-247AD.

e) (NATE OF	N	ILLIMETER	RS		INCHES		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
Α	4.90	5.00	5.10	0.192	0.196	0.201	
A1	2.31	2.41	2.51	0.090	0.094	0.099	
A2	1.90	2.00	2.10	0.074	0.078	0.083	
b	1.16	-	1.29	0.045	-	0.051	
b1	1.15	1.20	1.25	0.045	0.047	0.050	
b2	0	-	0.20	0	-	0.008	
С	0.59	-	0.66	0.023	-	0.027	
c1	0.58	0.60	0.62	0.022	0.023	0.025	
D	20.90	21.00	21.10	0.822	0.826	0.831	
D1	16.25	16.55	16.85	0.639	0.651	0.664	
D2	1.05	1.20	1.35	0.041	0.047	0.054	
D3	24.97	25.12	25.27	0.983	0.988	0.995	
D4	0.55	0.65	0.75	0.021	0.025	0.030	
E	15.70	15.80	15.90	0.618	0.622	0.627	
E1	13.10	13.30	13.50	0.515	0.523	0.532	
E2	4.90	5.00	5.10	0.192	0.196	0.201	
E3	2.40	2.50	2.60	0.094	0.098	0.103	
E4	1.40	1.50	1.60	0.055	0.059	0.064	
е	2.44	2.54	2.64	0.096	0.100	0.105	
e1	4.98	5.08	5.18	0.196	0.200	0.205	
L	19.80	19.92	20.10	0.779	0.784	0.792	
Р	3.50	3.60	3.70	0.137	0.141	0.146	
P1	-	-	7.40	-	-	0.292	
Q	5.60	-	6.00	0.220	-	0.237	
S 6.15 BSC 0.242 BSC							
TO-247 4L TP65HXXXG4YS							
transphorm							