

# Quick start ADC1443D/53D DB

Evaluation board for ADC1443D/53D series


Rev 03.1 — 2 June 2014

Quick start

## Document information

Info	Content
<b>Keywords</b>	ADC1443D DB, ADC1453D DB, ADC1159D DB, Evaluation board, JESD204B ADC, Kintex-7, BSX0254.
<b>Abstract</b>	This document describes how to setup the demonstration board ADC1443D/53D DB with the Xilinx Kintex-7 KC705 development board.

## Overview



The ADC1443D/53DWO Evaluation board is available in 4 versions:

ADC1443D125WO-DB; ADC1443D160WO-DB; ADC1453D250WO-DB, ADC1159D250WO-DB.

HMSC-FMC adaptor board is required to easily interoperate with Kintex-7 FMC connector.

## Revision history

Rev	Date	Description
0.1	18 April 2012	Initial version
3.0	14 Feb 2013	Rebranding IDT
3.1	2 June 2014	Update to support ADC1453D250 and ADC1159D250

# 1. Overview of the evaluation board ADC1443D/53DWO-DB




Fig 1. ADC1443D/53DxxxWO/DB overall presentation

## 2. Switch and Jumpers default state





Fig 2. Overall presentation of default switches and jumpers

### 3. Board goal and general description

The ADC1443D/53DxxxWO/DB board along with Xilinx KC705 development board are aimed to provide a full and complete set to evaluate and demonstrate the ADC1x43D/53D series, analog to digital converters, compliant with JESD204B JEDEC serialization standard.

- **The ADCs**

The board embeds 2 dual ADC devices with option for each ADC to receive a separate external clock input.



Each ADC is dual channel and needs to be fed with single-ended input ( from SMA connector).

- **Power supplies**

The board embeds a 5V power supply connector.






Fig 4. 5V DC power connector

- **Downloading the FPGA bit file**

The FPGA code, in the form of a bit file, requires to be downloaded via the KC705 external JTAG connector.



Fig 5. Xilinx KC705 JTAG connector

To download the Kintex-7 bit file, ISE Design Suite 13.3 or later is required from Xilinx, or at a minimum the Xilinx ChipeScope Pro 64-bit version tool.

The FPGA is responsible for de-serializing the serial stream coming From the ADC, according to the JESD204B standard.

Since we have 2 dual ADC on the board, each with 2 lanes, the HSDC\_SW\_ADC\_4.exe application allows to configure the FPGA and to choose which channel, ADC, lanes we want to acquire.

The FPGA is accessible via the same USB-to-SPI interface on the ADC board.




Fig 6. USB-to-SPI interface

LED Information from the FPGA are available on the KC705 board





Fig 7. LEDs on KC705 board from FPGA

LED 7, when lighted, signals that the JESD204B link is operational.

LED5 and LED6 are toggling when FPGA receiver is getting a clock from ADC board.

Once the FPGA has decoded the Serial stream, It is stocked into a size variable internal memory ( from 4K to 64k) and could be uploaded via SPI-to-USB to the HSDC\_SW\_ADC\_4.exe application and displayed as an FFT with all relevant information extracted.

An HSMC-to-FMC connector adapter makes it possible to connect the ADC1443D/53DWO demo board to the Xilinx KC705 board. A FMC High Pin Count (HPC) connector is required.




**Fig 8. HSMC-to-FMC connector adapter (HSMC side shown) for connection to Xilinx KC705 board**

- **USB interface**

The USB interface acts like a programming interface.

The main chip is an FTDI FT2232D that interface the USB Physical layer to the SPI interface for the Two ADCs and the clock generator.

The Board comes with the HSDC\_SW\_ADC\_4.exe application that controls all these components via USB.






**Fig 9. USB-to-SPI interface**





Further instructions on how to install and operate the software are detailed in next section.




## 4. Software and drivers install



### 4.1 Labview Runtime 2010 install

1	Go to National Instruments web page <a href="http://joule.ni.com/nidu/cds/view/p/id/2087/lang/en">http://joule.ni.com/nidu/cds/view/p/id/2087/lang/en</a>	
2	Download 'LVRTE2010std.exe'	
3	Save	
4	Run the application 'LVRTE2010std.exe'	
5	OK	







6	Unzip	
7	OK	
8	Next	
9	Next	


<p>10</p>	<p>Next</p>	
<p>11</p>	<p>Select 'I accept the License Agreement'</p> <p>Next</p>	
<p>12</p>	<p>Next</p>	

13	Finish	
14	Restart	

## 4.2 Demoboard - USB-SPI driver install

1	Plug the USB cable in the demoboard USB connector	
2	The wizard will help to install the USB Serial Converter A	
3	<p>Select <b>'Install from a list or specific location'</b></p> <p>Next</p>	

<p>4</p>	<p>Select <b>'Search for the best driver in these locations'</b></p> <p>Select <b>'Include this location in the search'</b></p> <p>Browse</p> <p>Select the folder <b>'CDM2.08.12'</b></p> <p>Next</p>	
<p>5</p>	<p>Continue Anyway (Windows XP only)</p>	
<p>6</p>	<p>Browse</p> <p>Select the file <b>'ftdibus.sys'</b> in the folder <b>'CDM2.08.12\i386'</b></p> <p>OK</p>	

7	Finish	
8	The wizard will help to install the USB Serial Converter B (same as USB Serial Converter A)	
9	The wizard will help to install the USB serial port The file ' <b>ftser2k.sys</b> ' is in the folder ' <b>CDM2.08.12i386</b> '	



## 5. ADC1443D/53DWO + Xilinx KC705 demo setup

### 5.1 Connecting ADC1443D/53DxxxWO and KC705 boards

To attach the ADC1443D/53DxxxWO board to the Xilinx KC705 board. Refer to Fig 10:

1. attach the HSMC-to-FMC adapter to the ADC1443DxxxWO demo board;
2. then attach the combined ADC1443 board and adapter to the FMC HPC (High Pin Count) connector of the KC705 board;
3. it is recommended to prop-up the feet of the ADC board to make it stable and level;
4. connect an external clock signal to CLKP1 SMA connector (for example 153.6 MHz at +15 dBm level);
5. connect the external input signal to INA1 and/or INB1 SMA connector (for example 170 MHz at +10 dBm level);
6. it is recommended for best dynamic performance to use an in-line external bandpass filter for the external input signal;
7. it is recommended, in order to support “coherent sampling”, that the external clock and input signal generators be frequency locked (i.e. the “external ref out” of one is connected to the “external ref in” of the other).




Fig 10. ADC1443D/53DxxxWO demo board + Xilinx KC705 board setup

### 5.2 KC705 board start-up

It is highly recommended that the KC705 board be started **before** the ADC1443D/53DWO board. This is to help ensure a consistent startup process:

- make sure that the ADC1443D/53DxxxWO board USB and DC power cables are disconnected;
- connect the USB-JTAG and DC power cables to the KC705 board.
- ensure that the KC705 power switch is in the “on” position;

### 5.3 Launch ChipScope Pro

Launch Xilinx Design Suite 13.3 (or later) ChipScope Pro analyzer (64-bit version).




Fig 11. Launch ChipScope Pro (64-bit) Analyzer

Perform search of JTAG chain.




Fig 12. ChipScope Pro start-up screen

Click "OK" to close pop-up window.




Fig 13. Click "OK"

The search JTAG chain results are finally displayed. Check to make sure no errors are reported.




Fig 14. Search JTAG chain results (no errors)

### 5.4 Download Kintex-7 FPGA bit file

Downloading the Kintex-7 bit file requires use of the ChipScope Pro tool.

Go to the “Device” tab to configure the path where the bit file is located on your hard drive.




Fig 15. Configure path of FPGA bit file



Browse for the FPGA bit file in path “C:..ADC1443D\KC705 bit stream for WO board” and select the “jesd204\_ml605\_adc\_top.bit” file. Then click “OK” to start the download process.





Fig 16. Browse for FPGA bit file

The FPGA bit file download progress is indicated.



### 5.5 ADC1443D/53DxxxWO board start-up

It is highly recommended that the KC705 board be started **before** the ADC1443D/53DWO board. This is to help ensure a consistent startup process:

- make sure that the KC705 board is powered and the FPGA bit file is downloaded (sections 5.1 - 5.4);
- connect the USB cable (first) and DC power cable to the ADC1443D/53DWO board;
- check to make sure green LEDs are lighted on the ADC1443D/53DWO board;




Fig 18. Check that ADC1443D/53DWO green LEDs are lighted

- check to make sure green LEDs are toggling on the KC705 board;




Fig 19. Check that KC705 green LEDs toggle

### 5.6 Launch ADC1443 GUI

Run the application “HSDC\_SW\_ADC\_4.exe”.

Configure the settings as appropriate for application per Fig 20 below.

The screenshot shows the HSDC\_SW\_ADC\_4 GUI. Callouts point to the following settings:

- Select 'Coherent' for optimized FFT processing. Otherwise select 'Not coherent'**: Points to the 'Coherent' checkbox under 'Fin and Fs are:'.
- Enter the sampling frequency**: Points to the 'Fs' field (153.600000000 Msps).
- Enter the input frequency. The coherent frequency will be automatically calculated (to be entered on external signal generator)**: Points to the 'Input freq. Fin (max. 1000 MHz)' section.
- Select the wanted product e.g : ADC1443D125**: Points to the 'NXP device:' dropdown menu.
- Select host board type**: Points to the 'Acq. Board:' dropdown menu.
- Select the number of points for FFT**: Points to the 'Number of samples' dropdown menu (set to 8192).

The main window displays the 'ADC1443D SPI Read / Write Registers' interface, including a table for register values and buttons for 'SAVE REGISTERS TO FILE', 'DUMP REGISTERS', 'READ', and 'WRITE'.

Fig 20. ADC1443D GUI start-up screen



After settings are selected, then click 'INITIALIZATION'.




Fig 21. Click 'Initialization'

Check 'green' LED indicators.

The screenshot shows the 'NXP HSC acquisition software' interface. On the left, there are configuration panels for 'NXP device' (ADC1443D), 'Resolution' (14), 'MRA #' (3), 'Acq. Board' (Xilinx), and 'Sampling rate Fs'. Below these are 'Input freq. Fin (max. 1000 MHz)' settings and a 'Number of samples' field set to 8192. A 'RESET' button is present. At the bottom left, two green LED indicators are shown: 'Acquisition board ready' and 'NXP board ready'. Two callout boxes with arrows point to these LEDs. The first box says: 'GREEN' when host acquisition board USB is ready. The second box says: 'GREEN' when ADC1443 board USB is ready. The main window displays 'ADC1443D SPI Read / Write Registers' with various control buttons like 'READ ALL REGISTERS', 'SAVE REGISTERS TO FILE', 'LOAD REGISTERS FROM FILE', and 'DUMP REGISTERS'. A table on the right shows register names, addresses, and values in columns A and B.

'GREEN' when host acquisition board USB is ready

'GREEN' when ADC1443 board USB is ready

**Fig 22. Check green LED indicators**

### 5.7 Download ADC1443 configuration file

Download the ADC1443 configuration file. This file configures the JESD204B internal registers.

In the field 'Load registers from text file (.txt)', browse and select the appropriate file  
Example: "ADC1453D\_250Mpsps\_SPI\_C.txt".

Then click 'LOAD REGISTERS FROM FILE' button.






Fig 23. ADC1443 GUI start-up screen

The Polarity for SYNC signal should be changed to fit with this FPGA bit file.  
To change the SYNC polarity for the ADC go to the following menu:



### 5.8 Load ChipScope Pro project

Using the ChipScope Pro tool, load the FPGA project file. This will enable debugging capabilities.

Go to the “File” tab to open the project:




Fig 24. Open project start

Select ‘No’, to not save any changes.




Fig 25. Select 'No'

Browse for the FPGA project file and select the “chipscope3.cpj” file. The FPGA project is loaded with the following screen in Fig 26.





Fig 26. FPGA project screen

### 5.9 Force a FPGA JESD204B link reset

A forced FPGA JESD204B link reset is required in order to enable initial data acquisition.

First, click on the “VIO Console” so that its corresponding window appears in the foreground.

Second, click on the ‘reset’ field value ‘0’, so that it momentarily toggles to a ‘1’. This performs a reset for the FPGA JESD204B.




Writing 22 to address 0 , launch the sysref and allow the system to have a deterministic latency.

After the reset is performed, check that the LED on the KC705 board is lighted

Now you could use the Labview interface to capture using the external signal as a trigger.






### 5.10 View internal FPGA waveform result

After the forced FPGA JESD204B link reset has been issued, view the reconstructed waveform to make sure that a good JESD204B link is established.

First, click on the “Bus Plot” so that it’s corresponding window appears in the foreground.

Second, select ‘sine0’ if viewing JESD204B lane corresponding to INB input of the ADC, and select ‘sine1’ if viewing JESD204B lane corresponding to INA input of the ADC.

Third, click on the ‘T!’ field to create a data trigger.





**If waveform result looks bad, or is not as expected, then repeat FPGA JESD204B link reset explained in previous section 5.9. And then click “T!” afterwards to view new waveform result.**


### 5.1 Using ADC1443D/53D GUI to acquire data

After the forced FPGA JESD204B link reset has been issued, and the FPGA reconstructed waveform is confirmed to look as expected, then the ADC1443 GUI can be used henceforth to continuously acquire data and display and store results.


on the Acquisition tab, you could hit the save samples and specify a path to get the data on a text file.

Choose Display# 1 on the scroll menu

And finally hit acquire to get the data



Under Reorganized Signal and Unreconstructed Signal Sub-Tab, you have the Sinwave temporal view



## 6. Other notes on ADC1443D/53D GUI

### 6.1 Software start-up

The ADC1443D/53D GUI application will allow:

- the user to control features through the SPI;
- as well as performing any online data acquisition to evaluate the performances.

### 6.2 Read / Write Registers




Fig 30. Read / Write Registers

### 6.3 Functional Registers




Fig 31. Functional Registers

### 6.4 Acquisition

1. If needed, the performances can be calculated over a reduced bandwidth

2. If 'Not coherent', select a window for processing

3. Click acquire to process data acquisition and FFT processing

4. Select 'Continuous acquisition' for real-time processing

5. Select the channel to display

6. Performances are available in the table

Item	ADC1	ADC2	Unit
<b>ADC Digitized signal</b>			
Frequency			MHz
Amplitude			dBFS
<b>ADC AC parameters</b>			
SNR			dBc
SNAD			dBFS
ENOB			bits
SFDR			dBc
SFDR			dBFS
THD			dBc
NSD			dBFS/Hz
<b>ADC Harmonics</b>			
H2			dBc
H3			dBc
H4			dBc
H5			dBc
H6			dBc
<b>ADC Code excursion</b>			
Min			codes
Max			codes
Mean			codes

Fig 32. Acquisition

### 6.1 Saving ADC samples


The screenshot shows the HSDC\_SW\_ADC\_4.vi software interface. On the left, there are configuration panels for NXP device (ADC1443D), Resolution (14), MRA # (3), Acq. Board (Xilinx), and Sampling rate (Fs = 153.600000000 Msps). The center features an 'Acquisition' section with a 'Save samples' checkbox checked and a 'Sample files prefix' field. A callout box points to this field with the text: 'Enter path and file name for sample files to be stored'. Below this is an FFT Spectrum plot showing Magnitude (dB) vs Frequency (Hz) with peaks labeled H1 through H6. On the right, a table displays ADC parameters and harmonics.

Item	#1	#2	Unit
<b>ADC Digitized signal</b>			
Frequency		16.410	MHz
Amplitude		-3.823	dBFS
<b>ADC AC parameters</b>			
SFDR.wo H2 & H3		81.82	dBc
SINAD		70.97	dBFS
ENOB		10.85	bits
SFDR		81.82	dBc
SFDR		85.65	dBFS
THD		-85.12	dBc
NSD		-149.83	dBFS/Hz
<b>ADC Harmonics</b>			
H2		-86.602	dBc
H3		-94.327	dBc
H4		-104.438	dBc
H5		-93.694	dBc
H6		-102.286	dBc
<b>ADC Code excursion</b>			
Min		2900	codes
Max		13453	codes
Mean		8177.09	codes

Fig 33. Saving ADC sample data files



## 7. ADC EVB HSMC connector pinout



## 8. HSMC-FMC adaptor board pinout

