

PTX105R-EB-ST-QFN56-POS_IoT (v2.0)

This document describes how the PTX105R demonstration (demo) board can be operated with two selectable voltage settings by moving the jumper from JMP_VBUS to JMP_DCDC. The board also provides easy interfacing options to a PC via USB or to a microcontroller board via PMOD.




Figure 1. PTX105R-EB-ST-QFN56-POS_IoT Demo Board

Contents

- 1. Power Supply2
- 2. USB Interface2
- 3. Interface Switching2
- 4. PMOD3
- 5. Clocking3
- 6. Debugging3
- 7. Schematics3
- 8. Revision History3

1. Power Supply

The board is powered via a USB-C connection.

The PTX105R can be operated in two voltage settings which can be selected by moving the jumper from JMP_VBUS to JMP_DCDC:

- VBUS (5V)
- or
- VDCDC (5.4V)

The board's default is VBUS which is also the setting that the compliance tests were performed in.



Current consumption in continuous field mode is ~360mA with VBUS and ~450mA with VDCDC.

2. USB Interface

The USB Interface is handled by a CH340E USB to UART bridge.

Drivers can be downloaded from the manufacturer's [webpage](#).

3. Interface Switching


The evaluation board allows the user to switch between three interfaces supported by the PTX105R IC using the SIF1 / SIF2 jumpers:

SIF1	SIF2	Interface	Jumpers Used
0	0	SPI	
0	1	UART to USB	
1	0	I ² C	

The UART Interface is connected to the USB bridge and can be accessed via the USB-C plug.

4. PMOD

All interfaces are also available via a PMOD 2 × 6 pin connector (must be soldered manually). The pinout follows the PMOD recommendation for an SPI Interface. The PMOD connector allows connecting to a multitude of MCU demo boards. Example firmware is available for the Renesas [TB-S3A1 board](#).



The 3.3V supply for the host MCU can also be provided by the demo board if jumper PMOD_3V3 is placed


5. Clocking

The PTX105R device's default clock source is a 27.12MHz crystal (Q1).

6. Debugging

The PCB has three debug LEDs:

- Two for supply (green)
- One for UART communication (red)




7. Schematics

The PTX105R-EB-ST-QFN56-POS_IoT schematics and layout diagrams are located at the end of this document.


8. Revision History

Revision	Date	Description
1.00	Apr 9, 2024	Initial release.

PTX105R-EB-ST-QFN56-POS/IoT





Title PTX105.SchDoc		Revision: v2.0	EPSPG/CSD	 www.renesas.com
Size: A4	Drawn by: gheh			
Date: 23/11/2023	Time: 15:47:54	Sheet 1 of 1		
File: PTX105.SchDoc				





RENESAS


50x50_T2_W075_G025_2L











RENESAS

50x50_T2_W075_G025_2L



RENESAS

 PTX105R-EB-ST-QFN56



 -POS/loT


v2.0

J2 pinout depending on SIF1/2 setting

MISO	MOSI	SCK	NSS	IRQ
TXD	RXD	RTS	CTS	IRQ
SCL	SDA	AD1	AD0	IRQ

SIF1	SIF2	Interface SPI UART-USB I2C reserved
0	0	
0	1	
1	0	
1	1	





IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.