

ISL71148SLH

Low Dose Rate Total Ionizing Dose Testing of the ISL71148SLH 8-Channel 14-Bit 900/480ksps SAR ADC

Introduction

This report summarizes the results of the low dose rate (LDR) total ionizing dose (TID) testing of the ISL71148SLH, a radiation hardened 8-channel 14-bit 900/480ksps successive approximation register (SAR) analog-to-digital converter (ADC). The test was conducted to assess the total dose hardness of the part and to provide an estimate of the bias sensitivity. Parts were irradiated either under bias or with all pins grounded at an LDR (0.01rad(Si)/s) to 100krad(Si) followed by a 168-hour biased anneal at 100°C. The ISL71148SLH is rated to 75krad(Si) at LDR and is acceptance tested on a wafer-by-wafer basis to the datasheet limits.

Product Description

The ISL71148SLH is a radiation hardened 8-channel high precision 14-bit, 900/480ksps SAR ADC. The ADC core is preceded by eight fully differential analog input channels, a buffered 8-to-1 multiplexer, and a Programmable Gain Amplifier (PGA). The device features a peak signal-to-noise ratio of 83.2dBFS when operating at 900ksps. With the PGA enabled, sampling rates up to 480ksps are supported. The PGA can be bypassed to increase the sample rate to 900ksps.

The product features 900/480ksps throughput with no data latency, excellent linearity, and dynamic accuracy. The ISL71148SLH offers a high-speed SPI-compatible serial interface that supports logic ranging from 2.2V to 3.6V using a separate digital I/O supply pin.

The ISL71148SLH offers a separate low-power mode (LPM) pin that reduces power dissipation at lower sample rates. An external reference with a supported input range of 2.4V to 2.6V determines the analog input signal range.

The ISL71148SLH operates across the military temperature range from -55°C to +125°C and is available in a 48-lead Thin Quad Flat-Pack (TQFP). The pin assignments for the ISL71148SLH are shown in Figure 1, and the pin descriptions are shown in Table 1.




Figure 1. ISL71148SLH Pin Assignments

Table 1. ISL71148SLH Pin Descriptions

Pin Number	Pin Name	Description
1, 4, 7, 10, 13, 16, 19, 20, 23, 30, 40, 43, 46	GND	Analog and digital supply ground. Tie directly to the PCB ground plane (GND).
6, 21	AVCC	Analog supply. The supply range is 4.5V to 5.5V. Bypass this pin to GND with a 10 μ F ceramic capacitor.
5	REF	Reference Input. The input range of REF is 2.4V to 2.6V. The voltage at the REF pin (V_{REF}) defines the input range of each Analog Input Channel as 0V to V_{REF} . Bypass REF to GND with a 10 μ F ceramic capacitor.
2	CH3-	Analog Input Channel Pairs. CH0 \pm to CH7 \pm are eight fully differential input channel pairs. Each Analog Input Channel pin may be driven within the voltage range from 0V to V_{REF} .
3	CH3+	
8	CH4-	
9	CH4+	
11	CH5-	
12	CH5+	
14	CH6-	
15	CH6+	
17	CH7-	
18	CH7+	
41	CH0-	
42	CH0+	
44	CH1-	
45	CH1+	
47	CH2-	
48	CH2+	
22	\overline{PD}	Power-Down Low Input. When this input is logic low, the chip is powered down. If this occurs during a conversion, the conversion is halted, and the SDO pin is placed in Hi-Z. DV_{CC} determines logic levels. This pin has an internal 500k Ω pull-up resistor to DV_{CC} .
24, 31	DVCC	Digital I/O supply. Voltage range on this pin is 2.2V to 3.6V. DV_{CC} is nominally set to the same supply voltage as the host interface (2.5V or 3.3V). Bypass DVCC to GND with 0.1 μ F capacitor.
25	BUSY	Busy output. A logic high indicates a conversion is in progress. The BUSY indicator returns low following the completion of a conversion. DV_{CC} determines logic levels.
26	SDO	Serial data output. The current conversion result is serially shifted on this pin on the rising edges of SCK, Most Significant Bit (MSB) first to Least Significant Bit (LSB) last. The data stream comprises of 14 bits of conversion data followed by the channel select and gain select bits corresponding to the conversion result. DV_{CC} determines logic levels.
27	SCK	Serial data clock input. When \overline{CS} is low and the BUSY indicator is low, the conversion result is shifted out on SDO on the rising edges of SCK, MSB first to LSB last. DV_{CC} determines logic levels. SCK should be held low when it is not being asserted.
28	SCAN	Channel scan input. When this input is logic high, the internal sequencer controls the channel selected. CH0 is the first channel selected following the rising edge of SCAN. Each subsequent channel is selected on each new rising edge of \overline{CS} . DV_{CC} determines logic levels.

Table 1. ISL71148SLH Pin Descriptions (Cont.)

Pin Number	Pin Name	Description
29	$\overline{\text{CS}}$	Convert Start Low input. A falling edge on this input completes the sampling process and starts a new conversion. The conversion is timed using an internal oscillator. The device automatically powers down following the conversion process. The logic state of the $\overline{\text{CS}}$ pin controls the state of the SDO pin. A logic high on the $\overline{\text{CS}}$ pin disables the SDO pin driver, and the SDO pin impedance is Hi-Z. A logic low on the $\overline{\text{CS}}$ pin enables the SDO driver (unless $\overline{\text{PD}}$ is low) and allows data to be read out following a conversion. This pin should be held low at power-up and when in power-down or when the device is inactive.
32	PGABP	PGA bypass mode input. When this input is logic high, the PGA is bypassed, and the input buffer/multiplexer directly drives the ADC. The maximum throughput rate is increased to 900ksps. DV_{CC} determines logic levels.
33	LPM	Low-power mode input. When this input is logic high, the acquisition time is directly controlled by the $\overline{\text{CS}}$ pin logic state held high. The ADC is automatically powered down between conversion to reduce power consumption for lower sample rates. This pin is a device configuration pin and should not be switched dynamically during operation.
34	G2	Logic Inputs. These three pins program the gain of the PGA. The G2, G1, and G0 logic inputs are latched internally on the rising edge of the $\overline{\text{CS}}$. DV_{CC} determines logic levels.
35	G1	
36	G0	
37	S2	Channel selection logic inputs. These three pins select the input channel passed through the input multiplexer to the PGA (or ADC if the PGA is bypassed). The S2, S1, and S0 logic inputs are latched internally on the rising edge of $\overline{\text{CS}}$. DV_{CC} determines logic levels.
38	S1	
39	S0	

Contents

1. Test Description	5
1.1 Irradiation Facility	5
1.2 Test Fixturing	5
1.3 Characterization Equipment and Procedures	5
1.4 Experimental Matrix	5
1.5 Downpoints	6
2. Results	6
2.1 Attributes Data	6
2.2 Variables Data	6
3. Discussion and Conclusion	37
4. Revision History	37


1. Test Description

1.1 Irradiation Facility

LDR testing was performed at 0.01rad(Si)/s using a Hopewell Designs N40 vault-type LDR irradiator in the Palm Bay, Florida, Renesas facility. A PbAl box was used to shield the test fixture and devices under test against low energy, secondary gamma radiation. Post-irradiation anneals were performed under bias in a small temperature chamber.

1.2 Test Fixturing

Figure 2 shows the configuration used for the biased LDR testing and anneals.



Reverse above for Power Down

Figure 2. ISL71148SLH LDR Bias Configuration

1.3 Characterization Equipment and Procedures

All electrical testing was performed outside the irradiator using the production Automated Test Equipment (ATE) with data logging at each downpoint. Downpoint electrical testing was performed at room temperature.

1.4 Experimental Matrix

Irradiation was performed in accordance with the guidelines of MIL-STD-883 Test Method 1019. The experimental matrix consisted of twelve samples irradiated at LDR under bias and twelve irradiated at LDR with all pins grounded. All parts were also subject to a 168-hour, 100°C biased anneal. Three control units were used.

The ISL71148SLH samples were drawn from three wafers in wafer lot F6W628. All samples were packaged in the standard 48-lead Thin Quad Flat-Pack.

1.5 Downpoints

Planned irradiation downpoints for the LDR test were 0krad(Si), 10krad(Si), 30krad(Si), 50krad(Si), 60krad(Si), 75krad(Si), and 100krad(Si). A 168-hour high temperature anneal at 100°C under bias followed the LDR irradiations.

2. Results

LDR TID testing of the ISL71148SLH is complete. All tested parameters passed the datasheet limits. [Table 2](#) summarizes the results.

2.1 Attributes Data

Table 2. ISL71148SLH Attributes Data

Dose Rate (rad(Si)/s)	Condition	Sample Size	Downpoint	Pass ^[1]	Fail
0.01	Biased (Figure 2)	12	Pre-irradiation	12	0
			10krad(Si)	12	0
			30krad(Si)	12	0
			50krad(Si)	12	0
			60krad(Si)	12	0
			75krad(Si)	12	0
			100krad(Si)	12	0
			Anneal	12	0
0.01	Grounded	12	Pre-irradiation	12	0
			10krad(Si)	12	0
			30krad(Si)	12	0
			50krad(Si)	12	0
			60krad(Si)	12	0
			75krad(Si)	12	0
			100krad(Si)	12	0
			Anneal	12	0

1. A Pass indicates a sample that passes all datasheet limits.

2.2 Variables Data

The plots in [Figure 3](#) through [Figure 62](#) illustrate the LDR response of the selected parameters shown in [Table 3](#) in the Appendix. The plots show the average tested values of the parameters as a function of the total dose for each of the irradiation conditions, biased and grounded, plus a 168-hour, 100°C biased anneal. The plots also include error bars at each down-point, representing the minimum and maximum measured values of the samples. However, in some plots, the error bars might not be visible due to their values compared to the scale of the graph.

Some graphs and captions state that they are the average; this denotes that the average of the measurements of multiple channels or pins was plotted. The error bars on these graphs represent the maximum and minimum measured values across all the channels or pins. Additionally, some parameters were only tested on CH0, as per the datasheet, and their graphs and captions state that they are CH0.

ISL71148SLH Total Dose Test Report

Unless otherwise specified, $AV_{CC} = 5V$ and $DV_{CC} = 2.5V$.

After irradiation to each level up to 100krad(Si) and the subsequent anneal, all samples passed the datasheet limits.




Figure 3. ISL71148SLH CH0 minimum and maximum integral non-linearity (INL) in normal operating mode (NM) with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of -1LSB and a maximum of 1LSB.




Figure 4. ISL71148SLH CH0 minimum and maximum integral non-linearity (INL) in low-power mode (LPM) with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of -1LSB and a maximum of 1LSB.




Figure 5. ISL71148SLH CH0 minimum and maximum differential non-linearity (DNL) in normal operating mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of -0.5LSB and a maximum of 0.5LSB.




Figure 6. ISL71148SLH CH0 minimum and maximum differential non-linearity (DNL) in low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of -0.5LSB and a maximum of 0.5LSB.




Figure 7. ISL71148SLH average zero-scale error (ZSE) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limits are a minimum of -4LSB and a maximum of 4LSB.




Figure 8. ISL71148SLH average positive full-scale error (+FSE) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limits are a minimum of -7LSB and a maximum of 7LSB.




Figure 9. ISL71148SLH average negative full-scale error (-FSE) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limits are a minimum of -7LSB and a maximum of 7LSB.




Figure 10. ISL71148SLH average signal-to-noise ratio (SNR) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 82dBFS.




Figure 11. ISL71148SLH average signal-to-noise ratio (SNR) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 76dBFS.




Figure 12. ISL71148SLH average signal to noise + distortion ratio (SINAD) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 81dBFS.




Figure 13. ISL71148SLH average signal to noise + distortion ratio (SINAD) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 75dBFS.




Figure 14. ISL71148SLH average effective number of bits (ENOB) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 13.1bits.




Figure 15. ISL71148SLH average effective number of bits (ENOB) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 12.1bits.




Figure 16. ISL71148SLH average total harmonic distortion (THD) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 85dBFS.




Figure 17. ISL71148SLH average total harmonic distortion (THD) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 85dBFS.




Figure 18. ISL71148SLH average spurious free dynamic range (SFDR) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 90dBFS.




Figure 19. ISL71148SLH average spurious free dynamic range (SFDR) in normal operating mode or low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limit is a minimum of 90dBFS.




Figure 20. ISL71148SLH average input leakage current (I_{A_IN}) with $A_{IN} = 0V$ or $2.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all channels. The datasheet limits are a minimum of $-1\mu A$ and a maximum of $1\mu A$.




Figure 21. ISL71148SLH REF input current (I_{REF}) in normal operating mode or low-power mode with $V_{REF} = 2.6V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 200µA.




Figure 22. ISL71148SLH analog supply current – active (I_{AVCC}) in normal operating mode with $AV_{CC} = 5V$ and with PGA bypassed and $f_{SAMP} = 900.901kpsps$ or with PGA Gain = 2 and $f_{SAMP} = 483.092kpsps$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are maximums of 23mA with PGA bypassed and 20.5mA with PGA Gain = 2.




Figure 23. ISL71148SLH analog supply current – active (I_{AVCC}) in low-power mode with $AV_{CC} = 5V$ and with PGA bypassed and $f_{SAMP} = 670kps$ or with PGA Gain = 2 and $f_{SAMP} = 413.223kps$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are maximums of 17.5mA with PGA bypassed and 16.9mA with PGA Gain = 2.




Figure 24. ISL71148SLH analog supply current – static (I_{STATIC}) in normal operating mode with $AV_{CC} = 5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 9mA.




Figure 25. ISL71148SLH analog supply current – static (I_{STATIC}) in normal operating mode with $AV_{CC} = 5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 13mA.




Figure 26. ISL71148SLH analog supply current – static (I_{STATIC}) in low-power mode with $AV_{CC} = 5V$ and PGA Gain = 2 or bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 7.5mA for both conditions.




Figure 27. ISL71148SLH analog supply current – sleep (I_{SLAVCC}) in normal operating mode with $AV_{CC} = 5V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. There are no datasheet limits for this parameter, but the typical value is $20\mu A$.




Figure 28. ISL71148SLH digital supply current – active (I_{DVCC}) in normal operating mode or low-power mode with $DV_{CC} = 2.5V$, $f_{SCK} = 50MHz$, and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of $700\mu A$.




Figure 29. ISL71148SLH digital supply current – active (I_{DVCC}) in normal operating mode or low-power mode with $DV_{CC} = 2.5V$, $f_{SCK} = 50MHz$, and $PGA\ Gain = 2$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of $600\mu A$.




Figure 30. ISL71148SLH digital supply current – static (I_{STDVCC}) in normal operating mode with $DV_{CC} = 2.5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of $90\mu A$.




Figure 31. ISL71148SLH digital supply current – static (I_{STDVCC}) in low-power mode with $DV_{CC} = 2.5V$ and PGA bypassed as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of $120\mu A$.




Figure 32. ISL71148SLH digital supply current – static (I_{STDVCC}) in normal operating mode with $DV_{CC} = 2.5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of $120\mu A$.




Figure 33. ISL71148SLH digital supply current – static (I_{STDVCC}) in low-power mode with $DV_{CC} = 2.5V$ and PGA Gain = 2 as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits is a maximum of $140\mu A$.




Figure 34. ISL71148SLH high-level input (V_{IH}) and low-level input (V_{IL}) with $DV_{CC} = 2.2V$ or $3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are minimums of $1.76V$ when $DV_{CC} = 2.2V$ and $2.88V$ when $DV_{CC} = 3.6V$, and maximums of $440mV$ when $DV_{CC} = 2.2V$ and $720mV$ when $DV_{CC} = 3.6V$.

Note: The datasheet reports the minimum voltages that are assured to be registered as logic high inputs. The measured values are the actual maximum voltages required to be registered as logic high inputs, so the datasheet limits are the maximums of the measured values. Similarly, the datasheet reports the maximum voltages that are assured to be registered as logic low inputs. The measured values are the actual minimum voltages required to be registered as logic low inputs, so the datasheet limits are the minimums of the measured values.




Figure 35. ISL71148SLH average input current (\overline{CS} , SCK, PGABP, S2, S1, S0, G2, G1, G0) (I_{IN}) with $DV_{CC} = 2.2V$ and $V_{IN} = 2.2V$ and $0V$ or $DV_{CC} = 3.6V$ and $V_{IN} = 3.6V$ and $0V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all pins. The datasheet limits are a minimum of $-1\mu A$ and a maximum of $1\mu A$.




Figure 36. ISL71148SLH high-level output (V_{OH}) with $DV_{CC} = 2.2V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a minimum of $2V$.




Figure 37. ISL71148SLH high-level output (V_{OH}) with $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a minimum of 3.4V.




Figure 38. ISL71148SLH low-level output (V_{OL}) with $DV_{CC} = 2.2V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 0.2V.




Figure 39. ISL71148SLH low-level output (V_{OL}) with $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 0.2V.




Figure 40. ISL71148SLH Hi-Z output leakage current (I_{OZ}) with $DV_{CC} = 2.2V$ and $V_{OUT} = 2.2V$ and $0V$ or $DV_{CC} = 3.6V$ and $V_{OUT} = 3.6V$ and $0V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of $-1\mu A$ and a maximum of $1\mu A$.




Figure 41. ISL71148SLH PD input resistance (R_{INPDL}) as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of 400kΩ and a maximum of 600kΩ.




Figure 42. ISL71148SLH LPM input resistance (R_{INLPM}) with $DV_{CC} = 2.2V$ or $3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limits are a minimum of 400kΩ and a maximum of 600kΩ.




Figure 43. ISL71148SLH conversion time (t_{CONV}) in normal operating mode or low-power mode with PGA bypassed and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 660ns.




Figure 44. ISL71148SLH conversion time (t_{CONV}) in normal operating mode or low-power mode with PGA Gain = 2 and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 1550ns.




Figure 45. ISL71148SLH $\overline{CS} \downarrow$ to BUSY \uparrow ($t_{BUSY\uparrow LH}$) in normal operating mode or low-power mode with PGA bypassed, $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 30ns.




Figure 46. ISL71148SLH $\overline{CS} \downarrow$ to BUSY \uparrow ($t_{BUSY\uparrow LH}$) in normal operating mode or low-power mode with PGA Gain = 2, $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 100ns.




Figure 47. ISL71148SLH SDO Data Valid Delay from BUSY ↓ ($t_{DBUSYLSDOV}$) in normal operating mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 0ns.




Figure 48. ISL71148SLH SDO Data Valid Delay from BUSY ↓ ($t_{DBUSYLSDOV}$) in low-power mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 0ns.




Figure 49. ISL71148SLH SDO Data Valid Delay from SCK ↑ ($t_{DSCKSDOV}$) in normal operating mode with $C_L = 10pF$, and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 20ns.




Figure 50. ISL71148SLH SDO Data Valid Delay from SCK ↑ ($t_{DSCKSDOV}$) in low-power mode with $C_L = 10pF$, and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 20ns.




Figure 51. ISL71148SLH SDO Data Valid Hold Time from SCK ↑ (t_{HSDOV}) in normal operating mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a minimum of 7ns.




Figure 52. ISL71148SLH SDO Data Valid Hold Time from SCK ↑ (t_{HSDOV}) in low-power mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a minimum of 7ns.




Figure 53. ISL71148SLH SDO Bus Acquisition Time from $\overline{CS}\downarrow$ ($t_{DCSLSDOL}$) in normal operating mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 25ns.




Figure 54. ISL71148SLH SDO Bus Acquisition Time from $\overline{CS}\downarrow$ ($t_{DCSLSDOL}$) in low-power mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 25ns.




Figure 55. ISL71148SLH SDO Bus Relinquish Time after $\overline{CS} \uparrow$ ($t_{DCSHSDOZ}$) in normal operating mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 25ns.




Figure 56. ISL71148SLH SDO Bus Relinquish Time after $\overline{CS} \uparrow$ ($t_{DCSHSDOZ}$) in low-power mode with $C_L = 10pF$ and with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 25ns.




Figure 57. ISL71148SLH average G2:0, S2:0 to $\overline{CS}\uparrow$ ($t_{SUDIGCSH}$) in normal operating mode with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all pins. The datasheet limit is a minimum of 5ns. *Note: the measured values are the actual maximum required hold times, so the datasheet limits are the maximums of the measured values.*




Figure 58. ISL71148SLH average G2:0, S2:0 to $\overline{CS}\uparrow$ ($t_{SUDIGCSH}$) in low-power mode with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all pins. The datasheet limit is a minimum of 15ns. *Note: the measured values are the actual maximum required hold times, so the datasheet limits are the maximums of the measured values.*




Figure 59. ISL71148SLH average G2:0, S2:0 from $\overline{CS}\uparrow$ ($t_{HDIGCSH}$) in normal operating mode with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all pins. The datasheet limit is a minimum of 25ns. *Note:* the measured values are the actual maximum required hold times, so the datasheet limits are the maximums of the measured values.




Figure 60. ISL71148SLH average G2:0, S2:0 from $\overline{CS}\uparrow$ ($t_{HDIGCSH}$) in low-power mode with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values across all pins. The datasheet limit is a minimum of 10ns. *Note:* The measured values are the actual maximum required hold times, so the datasheet limits are the maximums of the measured values.




Figure 61. ISL71148SLH SCAN to $\overline{CS}\uparrow$ ($t_{SCANCSH}$) in low-power mode with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a minimum of 20ns. Note: The measured values are the actual maximum required hold times, so the datasheet limits are the maximums of the measured values.




Figure 62. ISL71148SLH wake-up time from power-down mode (t_{WAKE}) in normal operating mode (but results also apply to LPM) with $AV_{CC} = 4.5V$ and $DV_{CC} = 2.2V$ or $AV_{CC} = 5.5V$ and $DV_{CC} = 3.6V$ as a function of LDR irradiation and anneal for biased and grounded configurations. The error bars (if visible) represent the minimum and maximum measured values. The datasheet limit is a maximum of 25µs.

3. Discussion and Conclusion

This document reports the results of the LDR TID testing of the ISL71148SLH radiation tolerant 8-channel 14-bit 900/480ksps SAR ADC. Biased and grounded samples were irradiated to 100krad(Si) at an LDR of 0.01rad(Si)/s, followed by a 168-hour anneal at 100°C under bias. All datasheet parameters passed at all downpoints. No evidence of bias dependence was observed.

4. Revision History

Revision	Date	Description
1.00	Apr 22, 2024	Initial release.

Appendix

Table 3 lists the datasheet parameters that are considered indicative of part performance. These parameters are plotted in Figure 3 through Figure 62. All limits are taken from the ISL71148SLH datasheet, which may also have more details on test conditions.

Table 3. ISL71148SLH Datasheet Total Dose Parameters ($T_A = 25^\circ\text{C}$)

Fig.	Parameter	Symbol	Test Conditions	Low Limit	High Limit	Unit
3	Integral Non-Linearity	INL	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	-1	1	LSB
4			LPM; PGA Bypassed; $AV_{CC} = 5V$			
5	Differential Non-Linearity	DNL	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	-0.5	0.5	LSB
6			LPM; PGA Bypassed; $AV_{CC} = 5V$			
7	Zero-Scale Error	ZSE	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	-4	4	LSB
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
8	Positive Full-Scale Error	+FSE	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	-7	7	LSB
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
9	Negative Full-Scale Error	-FSE	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	-7	7	LSB
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
10	Signal-to-Noise Ratio	SNR	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	82	-	dBFS
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
11			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$	76	-	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$			
12	Signal-to-Noise + Distortion Ratio	SINAD	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	81	-	dBFS
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
13			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$	79	-	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$			
14	Effective Number of Bits	ENOB	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	13.1	-	bits
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
15			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$	12.8	-	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$			
16	Total Harmonic Distortion	THD	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	85	-	dBFS
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
17			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$	85	-	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$			

Table 3. ISL71148SLH Datasheet Total Dose Parameters ($T_A = 25^\circ\text{C}$) (Cont.)

Fig.	Parameter	Symbol	Test Conditions	Low Limit	High Limit	Unit
18	Spurious Free Dynamic Range	SFDR	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$	90	-	dBFS
			LPM; PGA Bypassed; $AV_{CC} = 5V$			
19			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$	90	-	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$			
20	Input Leakage Current	IA_{IN}	$A_{IN} = 0V, 2.6V$	-1	1	μA
21	REF Input Current	I_{REF}	Normal Mode, LPM; PGA Bypassed; $V_{REF} = 2.6V$	-	200	μA
22	Analog Supply Current – Active	I_{AVCC}	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$; $f_{SAMP} = 900.901\text{ksps}$	-	23	mA
			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$; $f_{SAMP} = 483.092\text{ksps}$	-	20.5	
23			LPM; PGA Bypassed; $AV_{CC} = 5V$; $f_{SAMP} = 670\text{ksps}$	-	17.5	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$; $f_{SAMP} = 413.223\text{ksps}$	-	16.9	
24	Analog Supply Current – Static	I_{STATIC}	Normal Mode; PGA Bypassed; $AV_{CC} = 5V$; \overline{CS} held low	-	9	mA
25			Normal Mode; PGA Gain = 2; $AV_{CC} = 5V$; \overline{CS} held low	-	13	
26			LPM; PGA Bypassed; $AV_{CC} = 5V$; \overline{CS} held low	-	7.5	
			LPM; PGA Gain = 2; $AV_{CC} = 5V$; \overline{CS} held low			
27	Analog Supply Current – Sleep	I_{SLAVCC}	Normal Mode; $AV_{CC} = 5V$; \overline{PD} held low	-	-	μA
28	Digital Supply Current – Active	I_{DVCC}	Normal Mode; PGA Bypassed; $DV_{CC} = 2.5V$; $f_{SCK} = 50\text{MHz}$	-	700	μA
			LPM; PGA Bypassed; $DV_{CC} = 2.5V$; $f_{SCK} = 50\text{MHz}$			
29			Normal Mode; PGA Gain = 2; $DV_{CC} = 2.5V$; $f_{SCK} = 50\text{MHz}$	-	600	
			LPM; PGA Gain = 2; $DV_{CC} = 2.5V$; $f_{SCK} = 50\text{MHz}$			
30	Digital Supply Current – Static	I_{STDVCC}	Normal Mode; PGA Bypassed; $DV_{CC} = 2.5V$; \overline{CS} held low	-	90	μA
31			LPM; PGA Bypassed; $DV_{CC} = 2.5V$; \overline{CS} held low	-	120	
32			Normal Mode; PGA Gain = 2; $DV_{CC} = 2.5V$; \overline{CS} held low	-	120	
33			LPM; PGA Gain = 2; $DV_{CC} = 2.5V$; \overline{CS} held low	-	140	

Table 3. ISL71148SLH Datasheet Total Dose Parameters ($T_A = 25^\circ\text{C}$) (Cont.)

Fig.	Parameter	Symbol	Test Conditions	Low Limit	High Limit	Unit
34	High-Level Input	V_{IH}	$DV_{CC} = 2.2\text{V}, 3.6\text{V}$	$0.8 \times DV_{CC}$	-	V
	Low-Level Input	V_{IL}	$DV_{CC} = 2.2\text{V}, 3.6\text{V}$	-	$0.2 \times DV_{CC}$	V
35	Input Current (\overline{CS} , SCK, SCAN, PGABP, S2, S1, S0, G2, G1, G0)	I_{IN}	$DV_{CC} = 2.2\text{V}; V_{IN} = 0\text{V}, 2.2\text{V}$ $DV_{CC} = 3.6\text{V}; V_{IN} = 0\text{V}, 3.6\text{V}$	-1	1	μA
36	High-Level Output	V_{OH}	$DV_{CC} = 2.2\text{V}; DV_{CC} - \text{Output}; I_O = -500\mu\text{A}$	2	-	V
37			$DV_{CC} = 3.6\text{V}; DV_{CC} - \text{Output}; I_O = -500\mu\text{A}$	3.4	-	
38	Low Level Output	V_{OL}	$DV_{CC} = 2.2\text{V}; I_O = 500\mu\text{A}$	-	0.2	V
39			$DV_{CC} = 3.6\text{V}; I_O = 500\mu\text{A}$			
40	Hi-Z Output Leakage Current	I_{OZ}	$DV_{CC} = 2.2\text{V}, 3.6\text{V}; V_{OUT} = 0\text{V to } DV_{CC}$	-1	1	μA
41	\overline{PD} Input Resistance	R_{INPDL}	Internal pull-up resistance to DV_{CC}	400	600	$\text{k}\Omega$
42	LPM Input Resistance	R_{INLPM}	Internal pull-down resistance to GND; $DV_{CC} = 2.2\text{V}, 3.6\text{V}$	400	600	$\text{k}\Omega$
43	Conversion Time	t_{CONV}	Normal Mode; PGA bypassed; $AV_{CC} = 4.5\text{V}, 5.5\text{V}; DV_{CC} = 2.2\text{V}, 3.6\text{V};$ BUSY output high time	-	660	ns
			LPM; PGA bypassed; $AV_{CC} = 4.5\text{V}, 5.5\text{V};$ $DV_{CC} = 2.2\text{V}, 3.6\text{V};$ BUSY output high time			
44			Normal Mode; PGA enabled; $AV_{CC} = 4.5\text{V},$ $5.5\text{V}; DV_{CC} = 2.2\text{V}, 3.6\text{V};$ BUSY output high time	-	1550	
			LPM; PGA enabled; $AV_{CC} = 4.5\text{V}, 5.5\text{V};$ $DV_{CC} = 2.2\text{V}, 3.6\text{V};$ BUSY output high time			
45	$\overline{CS} \downarrow$ to BUSY \uparrow	t_{BUSYLH}	Normal Mode; PGA bypassed; $AV_{CC} = 4.5\text{V}, 5.5\text{V}; DV_{CC} = 2.2\text{V}, 3.6\text{V}; C_L = 10\text{pF}$	-	30	ns
			LPM; PGA bypassed; $AV_{CC} = 4.5\text{V}, 5.5\text{V};$ $DV_{CC} = 2.2\text{V}, 3.6\text{V}; C_L = 10\text{pF}$			
46			Normal Mode; PGA Gain = 2; $AV_{CC} = 4.5\text{V},$ $5.5\text{V}; DV_{CC} = 2.2\text{V}, 3.6\text{V}; C_L = 10\text{pF}$	-	100	
			LPM; PGA Gain = 2; $AV_{CC} = 4.5\text{V}, 5.5\text{V}; DV_{CC} = 2.2\text{V}, 3.6\text{V};$ $C_L = 10\text{pF}$			

Table 3. ISL71148SLH Datasheet Total Dose Parameters ($T_A = 25^\circ\text{C}$) (Cont.)

Fig.	Parameter	Symbol	Test Conditions	Low Limit	High Limit	Unit
47	SDO Data Valid Delay from BUSY ↓	$t_{\text{DBUSYLSDOV}}$	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$	-	0	ns
48			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$			
49	SDO Data Valid Delay from SCK ↑	t_{DSCKSDOV}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$	-	20	ns
50			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V ; $C_L = 10\text{pF}$			
51	SDO Data Valid Hold Time from SCK ↑	t_{HSDOV}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$	7	-	ns
52			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V ; $C_L = 10\text{pF}$			
53	SDO Bus Acquisition Time from $\overline{\text{CS}}$ ↓	t_{DCSLSDOL}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$	-	25	ns
54			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V ; $C_L = 10\text{pF}$			
55	SDO Bus Relinquish Time after $\overline{\text{CS}}$ ↑	t_{DCSHSDOZ}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$; $C_L = 10\text{pF}$	-	25	ns
56			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V ; $C_L = 10\text{pF}$			
57	G2:0, S2:0 to $\overline{\text{CS}}$ ↑	t_{SUDIGCSH}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$	5	-	ns
58			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V	15	-	
59	G2:0, S2:0 from $\overline{\text{CS}}$ ↑	t_{HDIGCSH}	Normal Mode; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} =$ $2.2\text{V}, 3.6\text{V}$	25	-	ns
60			LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V	10	-	
61	SCAN to $\overline{\text{CS}}$ ↑	t_{SCANCSH}	LPM; $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V},$ 3.6V	20	-	ns
62	Wake-Up time from Power-Down Mode	t_{WAKE}	Normal Mode (but results apply to LPM); $AV_{\text{CC}} = 4.5\text{V}, 5.5\text{V}$; $DV_{\text{CC}} = 2.2\text{V}, 3.6\text{V}$	-	25	μs

Related Literature

For a full list of related documents, visit our website:

- [ISL71148SLH](#) device page
- MIL-STD-883 test method 1019

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.