

ISL71831SEH

Single Event Effects (SEE) Testing

TR017

Rev 0.00

September 24, 2015

## Introduction

The intense proton and heavy ion environment encountered in space applications can cause a variety of Single Event Effects (SEE) in electronic circuitry, including Single Event Upset (SEU), Single Event Transient (SET), Single Event Functional Interrupt (SEFI), Single Event Gate Rupture (SEGR) and Single Event Burnout (SEB). SEE can lead to system-level performance issues including disruption, degradation and destruction. For predictable and reliable space system operation, individual electronic components should be characterized to determine their SEE response. This report discusses the results of SEE testing performed on the Intersil ISL71831SEH 32:1 analog multiplexer (MUX) designed for space applications.

## Product Description

The ISL71831SEHVF is a 32:1 analog multiplexer (MUX) that operates with supply voltages from 3V to 5.5V and input overvoltage capability to +7V. The part is also “cold spare” capable; i.e., inputs of an unpowered part do not leak more than 1 $\mu$ A to +7V. The ISL71831SEHVF is fabricated in a proprietary Intersil bonded wafer SOI BiCMOS process (P6SOI).

The ISL71830SEHVF is a 16-channel MUX based on the 32-channel ISL71831SEHVF. Since the 16-channel ISL71830SEHVF is constructed with all the same design blocks as the 32-channel ISL71831SEHVF, the results reported here for the 32-channel ISL71831SEHVF are closely related to the performance of the ISL71830SEHVF reported separately.

## Product Documentation

- [ISL71831SEH](#) datasheet
- Standard Microcircuit Drawing (SMD): [5962-15248](#)

## SEE Test Objectives

The ISL71831SEH was tested to determine its susceptibility to destructive single event effects (SEGR and SEB, collectively referred to by SEB herein) and to characterize its Single Event Transient (SET) behavior over various conditions. The ISL71831SEH parts tested came from lot J69526.1, manufactured on Intersil's proprietary P6SOI process.

## SEE Test Facility

Testing was performed at the Texas A&M University (TAMU) Cyclotron Institute heavy ion facility. This facility is coupled to a K500 superconducting cyclotron, which is capable of generating a wide range of test particles with the various energy, flux and fluence levels needed for advanced radiation testing. Details on the test facility can be found on the TAMU Cyclotron website. Testing was carried out on March 20, 2015 and May 30, 2015.

## SEE Test Set-Up

SEE testing is carried out with the sample in an active configuration. A schematic of the ISL71831SEH SEE test fixture is shown in [Figure 1](#). The test circuit is configured to accept variable supply voltage and two groupings of input voltages. The addressing of input IN22 is accomplished with VD1 low and VD2 high. With both VD1 and VD2 high the switches are all disabled. When VIN22 is selected, the output is set to half of VIN22 by a resistor divider formed from VIN22 to GND through VOUT. Of the remaining inputs, the odd numbered ones are connected to VINO and the even numbered ones are connected to VINE.

The ISL71831SEH samples in standard ceramic flatpack packages without lids were assembled on boards for irradiation. A 20-foot coaxial cable was used to connect the test fixture to a switch box in the control room, which contained all of the monitoring equipment.

Digital multimeters were used to monitor pertinent voltages and currents. LeCroy waveRunner 4-channel digital oscilloscopes were used to capture and store SET traces at VOUT that exceeded the oscilloscope's  $\pm 20$ mV AC trigger setting.




FIGURE 1. SCHEMATIC OF THE ISL71831SEHVF SEE TESTING CONFIGURATION

### SEE Damage (SEB) Testing

For the destructive SEE (SEB) tests, conditions were selected to maximize the electrical and thermal stresses on the Device Under Test (DUT), thus insuring worst-case conditions. Two SEB tests were run with the conditions listed in Table 1. The supply voltage was set to the levels of 6V and 6.3V. The input voltages were split between the supply rail (VINO) and ground (VINE). Case temperature was maintained at +125°C ±10°C by controlling the current flowing into a resistive heater bonded to the underside of the board. Four DUTs were irradiated with 2.114GeV Pr ions at 10° incidence resulting in an effective surface LET = 60MeV • cm<sup>2</sup>/mg.

The normal range into silicon for these Pr ions after 40 mm of air is about 118µm with a Bragg peak range of 37µm. More detail can be found on the TAMU Cyclotron website. These conditions guaranteed ions transited all active device volume in this SOI process (about 10µm depth). Each irradiation was to a fluence of 4x10<sup>6</sup> ion/cm<sup>2</sup>. The currents into each of the voltage supplies was measured before and after each irradiation to look for changes indicative of permanent damage to the part.

TABLE 1. SEB TESTING CONDITIONS

NUMBER OF TESTS	EFFECTIVE LET (MeV • cm <sup>2</sup> /mg)	TCASE (°C)	V+	VINO (V)	VINE (V)	VIN22 (V)	VREF (V)	VD1 (V)	VD2 (V)
Test 1	59 at 10°	+125	6	6	0	6	6	0	6
Test 2	59 at 10°	+125	6.3	6.3	0	6.3	6.3	0	6.3

NOTE: Irradiation was with 2.114GeV Pr at 10° incidence for effective LET = 60MeV • cm<sup>2</sup>/mg to a fluence of 4x10<sup>6</sup> ions/cm<sup>2</sup>.

As none of the supply currents reported in [Table 2](#) changed by more than measurement repeatability, it is inferred that they indicate no damage occurred due to the exposure to the ions. Based on this, it is concluded that the part is immune to destructive SEE effects under the conditions tested in [Table 1](#). [Table 2](#) is represented as percentage change in [Table 3](#).

**TABLE 2. SEB MONITOR PARAMETERS FOR TESTING AT EFFECTIVE LET = 60MeV • cm<sup>2</sup>/mg AND T<sub>CASE</sub> = +125°C**

MONITORED PARAMETER (V)		OUT (V)	I+ (nA)	I <sub>INO</sub> (nA)	I <sub>REF</sub> (μA)	ID2 (nA)	
DUT1	6	Pre	2.99	24.9	77	125	3.3
		Post	2.99	24.2	-	125	3.2
	6.3	Pre	3.14	26.9	92	125	3.5
		Post	3.14	27.0	92	125	3.4
DUT2	6	Pre	2.99	57.6	188	125	3.4
		Post	2.99	58.3	189	125	3.2
	6.3	Pre	3.14	65.0	259	125	3.3
		Post	3.14	66.4	263	125	3.3
DUT3	6	Pre	2.99	37.3	137	125	3.1
		Post	2.99	37.9	138	125	3.3
	6.3	Pre	3.14	41.7	168	126	3.2
		Post	3.14	41.8	168	126	3.1
DUT4	6	Pre	2.99	46.6	187	125	3.3
		Post	2.99	47.2	192	125	3.4
	6.3	Pre	3.14	52.5	231	126	3.4
		Post	3.14	52.5	232	125	3.4

NOTE: Each irradiation was to a fluence of 4x10<sup>6</sup> ions/cm<sup>2</sup>.

**TABLE 3. PARAMETER CHANGES IN PERCENTAGE FOR THE IRRADIATIONS WITH EFFECTIVE LET = 60MeV • cm<sup>2</sup>/mg to 4x10<sup>6</sup> ions/cm<sup>2</sup> PER RUN**

		V <sub>OUT</sub> (V)	I <sub>V+</sub> (nA)	I <sub>VINO</sub> (nA)	I <sub>VREF</sub> (μA)	I <sub>VD2</sub> (nA)
DUT1	6V	0%	-3%	-	0%	-3%
	6.3V	0%	0%	0%	0%	-3%
DUT2	6V	0%	1%	1%	0%	-6%
	6.3V	0%	2%	2%	0%	0%
DUT3	6V	0%	2%	1%	0%	6%
	6.3V	0%	0%	0%	0%	-3%
DUT4	6V	0%	1%	3%	0%	3%
	6.3V	0%	0%	0%	0%	0%

NOTE: It should be noted that two units tested at 6.5V and 60MeV • cm<sup>2</sup>/mg registered damage, specifically on I<sub>VREF</sub> and I<sub>VD2</sub>.

## SET Testing of ISL71831SEH 32:1 Analog MUX

SET testing was done on four samples of the ISL71831SEH. Testing started with  $10^\circ$  incident praseodymium (Pr) for effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  and with the SET detection threshold set to  $\pm 20\text{mV}$  deviation on  $V_{\text{OUT}}$ . Three separate conditions as shown in [Table 4](#) were applied to each of the four parts tested. Tests 1 and 2 looked for SET on  $V_{\text{OUT}}$  with IN22 selected, while Test 3 looked at  $V_{\text{OUT}}$  with all switches disabled. Addressing inputs were put at the respective  $V_{\text{IL}}$  and  $V_{\text{IH}}$  levels to test for addressing upsets. The first test, Test 1, tested the part operating at the bottom of the recommended supply voltage range, 3V. The second test exercised the part at the maximum of the supply voltage range, 5.5V. In the third case, Test 3, with the upper supply voltage, the switches were disabled by the addressing so that the output was pulled to ground. In all cases the  $V_{\text{REF}}$  was set to the minimum of the recommended operating range of 3V to minimize the noise margin in the addressing circuits. The lower noise margins makes the addressing most susceptible to an SEE leading to an address change SET.

[Table 5](#) summarizes the SET counts for each test by DUT and then reports the nominal SET cross section for the complement of all four DUT's. The cross sections reported are the nominal found by dividing the event counts by the total fluence generating those counts.

Post processing of the captured SET oscilloscope traces, including some digital filtering, generated the composite plots in

[Figures 2, 3](#) and [4](#) for the effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  case. These plots show the composite of the 20 largest and 20 longest events for each polarity of the extreme deviation so they reflect the worst 80 SET observed in the run. The first two SET, [Figures 2](#) and [3](#), show the SET with IN22 selected and driven from  $V_+$ , 3V and 5.5V respectively, while OUT is connected to GND, both connections through  $10\text{k}\Omega$  resistors. [Figure 4](#) shows the VOUT SET with all switches disabled and  $V_+$  at 5.5V.

The SET in [Figure 2](#) show somewhat larger negative going events of the OUT node. The positive going SET are somewhat more consistent. In no cases does it appear that an address change occurred since the terminal voltages are within  $\pm 50\text{mV}$  of the DC  $V_{\text{OUT}}$  level.

At the higher supply of 5.5V there seems to be a balance between the positive and negative SET with both exhibiting peak magnitudes of about 75mV and capacitance charging magnitudes of about 20mV. Again there is no indication of an addressing SET occurring since the SET magnitudes do not approach either extreme ( $\pm 2.75\text{V}$ ) that would apply for an address disruption.

The SET plots in [Figure 4](#) exhibit an asymmetry favoring large SET in the positive direction. This is to be expected since the nominal output is a ground due to the testing conditions. With that exception, the SET do not look particularly different from those in [Figures 2](#) or [3](#).

TABLE 4. SET TESTING CONDITIONS

NUMBER OF TESTS	$V_+$ (V)	$V_{\text{REF}}$ (V)	VD1 (V)	VD2 (V)	VINO (V)	VINE (V)	VIN22 (V)	$\sim\text{OUT}$ (V)
Test 1	3	3	0.9	2.1	3	0	3	1.50
Test 2	5.5	3	0.9	2.1	5.5	0	5.5	2.75
Test 3	5.5	3	2.1	2.1	5.5	0	5.5	0

TABLE 5.  $\pm 20\text{mV}$  SET COUNTS ON  $V_{\text{OUT}}$  FOR TESTING OF THE ISL71831SEH.

TESTS CONFIGURATIONS	DUT1 $\pm 20\text{mV}$ EVENT COUNTS	DUT2 $\pm 20\text{mV}$ EVENT COUNTS	DUT3 $\pm 20\text{mV}$ EVENT COUNTS	DUT4 $\pm 20\text{mV}$ EVENT COUNTS	TOTAL $\pm 20\text{mV}$ SET CROSS SECTION ( $\text{cm}^2$ )
Test 1	115	102	101	94	2.6E-05
Test 2	144	112	113	134	3.1E-05
Test 3	59	66	73	68	1.7E-05

NOTE: LET was  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  and fluence of  $4 \times 10^6$  ions/ $\text{cm}^2$  per run.

## Composite Plots




FIGURE 2A.




FIGURE 2B.




FIGURE 2C.




FIGURE 2D.

**FIGURE 2.** Composite plots of extreme  $V_{OUT}$  SET for effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  for DUT 1 through 4 and Test 1, 3V supply and IN22 selected. Each run was to  $4 \times 10^6$  ions/cm<sup>2</sup>. Post processing selected the 20 largest and longest SET with both positive and negative deviations; not all of 80 such plots were unique.


**Composite Plots** (Continued)

FIGURE 3A.




FIGURE 3B.




FIGURE 3C.




FIGURE 3D.

FIGURE 3. Composite plot of SET for effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  for DUT 1 through 4 and Test 2, 5.5V supply with IN22 selected. Each run was to  $4 \times 10^6$  ions/cm<sup>2</sup>. Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of the 80 such plots were unique.


**Composite Plots** (Continued)

FIGURE 4A.




FIGURE 4B.




FIGURE 4C.




FIGURE 4D.

FIGURE 4. Composite plot of SET for effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  for DUT 1 through 4 and Test 3, 5.5 V supply and switches disabled. Each run was to  $4 \times 10^6$  ions/cm<sup>2</sup>. Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of the 80 such plots were unique.

## Discussion and Conclusions

### SEL and SEB

Testing with  $10^\circ$  incident Pr for effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  did not result in any indications of SEB or SEGR at applied voltages up to 6.3V for the supplies and inputs. The 2.114GeV Pr had a range into silicon of  $117\mu\text{m}$  and a Bragg Range of  $37\mu\text{m}$  putting the Bragg peak well into the inactive handle wafer of the SOI part. Functionality and operational currents monitored did not change as a result of the irradiations carried out at a case temperature of  $+125^\circ\text{C} \pm 10^\circ\text{C}$ . It should be noted however that two devices were damaged when tested at 6.5V. A minimal interpretation of the possible SEB/SEGR cross section is less than  $1.8 \times 10^{-7} \text{cm}^2$  to a 95% confidence at LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  for the voltages up to 6.3V. This is all tantamount to saying that under normal operating conditions the ISL71831SEH is not susceptible to SEB or SEGR failures at up to effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$  and operating voltages to 6.3V.

### SET Results

In SET testing no indication of an addressing upset was noted. However, SET testing did result in events exceeding the  $\pm 20\text{mV}$  detection threshold. The total cross section indicated by the SET capture counts topped out at  $3.1 \times 10^5/\text{cm}^2$  at effective LET =  $60\text{MeV} \cdot \text{cm}^2/\text{mg}$ . The number of SET  $\pm 20\text{mV}$  captures was weakly dependent on supply voltage with 3V yielding slightly fewer captured SET than with 5.5V. It appears the SET result from instantaneous coupling of the output to the supply rails. All SET captured were within  $\pm 100\text{mV}$  spike deviation. The charging of the  $V_{\text{OUT}}$  node was generally less than  $\pm 50\text{mV}$ .

The observed output SET had decay times of about  $15\mu\text{s}$ . This is likely set by the capacitive loading on  $V_{\text{OUT}}$  (about  $700\text{pF}$  from the cabling) and the resistance setting the nominal voltage ( $5\text{k}\Omega$ ). Thus predicted  $3.5\mu\text{s}$  time constant is consistent with that observed. This is important since the application will determine this decay constant and hence the SET duration.

It should be noted that Test 3 where the switches were disabled, the positive SET were larger than the negative as would be expected since  $V_{\text{OUT}}$  was pulled to ground. In any case, the largest positive SET were still within  $100\text{mV}$ .



## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351

**Renesas Electronics Canada Limited**  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852-2886-9022

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics India Pvt. Ltd.**  
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

**Renesas Electronics Korea Co., Ltd.**  
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338