


# Tsi382 (LQFP) Evaluation Board Schematics

## TABLE OF CONTENTS

PAGE 01 - Table of Contents  
PAGE 02 - Block Diagram  
PAGE 03 - Tsi382 PCIe/Misc  
PAGE 04 - PCIe Connectors  
PAGE 05 - Tsi382 PCI Interface  
PAGE 06 - PCI Slot 0 (R/A Top)  
PAGE 07 - PCI Slot 1 (Vertical)  
PAGE 08 - PCI Slot 3 (Vertical)  
PAGE 09 - PCI Slot 2 (Vertical)  
PAGE 10 - Clock Distribution  
PAGE 11 - Power Sources  
PAGE 12 - Tsi382 Power/Regulators  
PAGE 13 - PCI Regulators  
PAGE 14 - Test Devices  
PAGE 15 - Test Devices Cont'd

TITLE :			
TABLE OF CONTENTS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			1 OF 15



# BLOCK DIAGRAM





TITLE : <b>BLOCK DIAGRAM</b>			
SIZE : <b>C</b>	DRAWING NUMBER : <b>60E2020_SC001</b>	Version : <b>1.0</b>	DESIGNER : <b>PHILIP LAUZON</b>
LAST MODIFIED DATE : <b>6-12-2008_15:42</b>		SHEET <b>2</b> OF <b>15</b>	

# TSI382 PCIE/MISC INTERFACE


## TSI382 STRAPS





## TX Compliance Testing



## TSI382 JTAG




## RESET CONTROLLER




TITLE : <b>TSI382 PCIE/MISC</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E2020_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 6-12-2008_15:42		SHEET 3 OF 15	

# PCIE CONNECTORS



TITLE :			
<b>PCIE CONNECTORS</b>			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
<b>C</b>	60E2020_sc001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			4 OF 15

# TSI382 PCI INTERFACE





TITLE : <b>TSI382 PCI INTERFACE</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E2020_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 6-12-2008_15:42		SHEET 5 OF 15	

# PCI SLOT 0 (R/A)

IDSEL AD16


- Required Interrupt Routing
- SLOT : BRIDGE
- INTA -> INTA
- INTB -> INTB
- INTC -> INTC
- INTD -> INTD
- PCI Clock PCI\_CLK0
- PCI Arbitration PCI\_GNT#1/PCI\_REQ#1



TITLE :			
PCI SLOT 0			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			6 OF 15

# PCI SLOT 1 (Vertical)



**IDSEL AD17**  
 - Required Interrupt Routing  
 SLOT : BRIDGE  
 INTA -> INTB  
 INTB -> INTC  
 INTC -> INTD  
 INTD -> INTA  
  
 - PCI Clock PCI\_CLK1  
  
 - PCI Arbitration PCI\_GNT#2/PCI\_REQ#2



TITLE :			
PCI SLOT 1			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			7 OF 15

# PCI SLOT 3 (Vertical)

**IDSEL AD18**  
 - Required Interrupt Routing  
 SLOT : BRIDGE  
 INTA -> INTC  
 INTB -> INTD  
 INTC -> INTA  
 INTD -> INTB  
 - PCI Clock PCI\_CLK2  
 - PCI Arbitration PCI\_GNT#3/PCI\_REQ#3





TITLE :			
<b>PCI SLOT 3</b>			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
<b>C</b>	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			8 OF 15



# PCI SLOT 2 (Vertical)


IDSEL AD19  
 - Required Interrupt Routing  
 SLOT : BRIDGE  
 INTA -> INTD  
 INTB -> INTA  
 INTC -> INTB  
 INTD -> INTC  
 - PCI Clock PCI\_CLK3  
 - PCI Arbitration PCI\_GNT0#/PCI\_REQ#0




TITLE :			
PCI SLOT 2			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			9 OF 15

# CLOCK DISTRIBUTION


## PCI EXTERNAL CLOCK



## PCIe LOCAL CLOCKGEN




## SYS/LOCAL PCIe CLOCK MULTIPLEXER




TITLE : <b>CLOCK DISTRIBUTION</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E2020_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 6-12-2008_15:42		SHEET 10 OF 15	

# POWER SOURCES



## ATX




## ATX SUPPLY TOGGLE




## GND TESTPOINTS




## BOARD SEQUENCING



## SYS SUPPLY SWITCH




## POWER STATUS



TITLE : <b>POWER SOURCES</b>			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
<b>C</b>	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			11 OF 15

# TSI382 POWER/REGULATORS




## TSI382 VDD REG


## TSI382 VIO CURRENT SENSE

TITLE :			
TSI382 POWER/REGULATORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			12 OF 15

# PCI POWER REGULATORS



## 3.3V SWITCHES




TITLE :			
PCI POWER REGULATORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			13 OF 15

# TEST DEVICES

## TSI382 V/I ADC


### ANALOG SUPPLY

### I2C




TITLE :			
<b>TEST DEVICES</b>			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
<b>C</b>	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			14 OF 15

# TEST DEVICES CONT'D



## PCIARBITER/GPIO CONTROL



TITLE :			
TEST DEVICES CONT'D			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2020_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
6-12-2008_15:42			15 OF 15