

Application note

DA9210-xxUK2 48-WLCSP PFM mode limitations

AN-PM-052

Abstract

This application note is related to DA9210-xxUK2 in 48-WLCSP package and explains some limitations of the buck converter when used in PFM and AUTO mode. The not expert user should consider reading only the relevant summary of chapter 4. Advanced users will more deeply understand some aspects of the design in the following chapters and how to prevent issues arising. Dedicated countermeasures will not limit the operability in most application use cases. They will be extensively explained in the following chapters.

Contents

Contents	2
Figures.....	2
1 Terms and definitions	3
2 References	3
3 Introduction.....	4
4 V_{OUT} spikes: summary	5
4.1 Conditions	5
4.2 Reasons	5
4.3 Symptom: V _{OUT} spike	5
4.4 Work around.....	5
5 Negative DVC in PFM mode	6
6 Negative DVC in PWM mode	7
7 Positive DVC	7
8 Dynamic buck off/on with PD_DIS = 1.....	8
9 Dynamic buck off/on with PD_DIS = 0.....	9
10 Dynamic buck off/on with ramped power down.....	10
11 Conclusions	11
12 Revision history	11

Figures

Figure 1: Principle of operation of the PFM mode in DA9210.....	4
Figure 2: Negative DVC started from PFM mode.....	6
Figure 3: Negative DVC started from PWM mode	7
Figure 4: Positive DVC	7
Figure 5: Buck dynamically re-enabled with PD_DIS = 1 and no ramped power down.....	8
Figure 6: No spike with PD_DIS = 0 and no ramped power down	9
Figure 7: Spike with PD_DIS = 0 and no ramped power down	9
Figure 8: No spike with ramped power down	10
Figure 9: Re-start during a ramped power down.....	10

1 Terms and definitions

AP	Application Processor
CPU	Central Processing Unit
DDR	Double Data Rate SDRAM (Synchronous Dynamic Random Access Memory)
DVC	Dynamic Voltage Control
GPU	Graphic Processing Unit
IC	Integrated Circuit
OTP	One Time Programmable memory
PCB	Printed Circuit Board
PMIC	Power Management Integrated Circuit
POL	Point Of Load

2 References

1. DA9210-01 PDS1k, Data sheet, Dialog Semiconductor
2. AN-PM-039, DA9210 OTP variants

3 Introduction

DA9210 is a multi-phase synchronous step down converter suitable for the supply of CPU in smartphones, tablets, ultra books and other handhelds applications, which require high currents to run the processor core.

DA9210 is designed to operate with 4 phases, each channel using a small external 0.47 μH inductor. The buck is capable of delivering up to 12 A continuous output current at an output voltage in the range 0.3 - 1.57 V. The input voltage range of 2.8 – 5.5 V makes it suited for a wide variety of low voltage systems, including all Li-Ion battery supplied applications.

The Buck converter can be forced to operate in either PWM mode, with selectable number of phases enabled, or in Low Power mode, where the efficiency is optimized for output currents lower than 1 A. In Low Power Mode the buck can be forced to operate in PFM Mode and frequency varying with the output load current. The configuration of the Low Power Mode is a programmed parameter and cannot be changed on a specific variant. Please contact your local Dialog Semiconductor support for more information. An automatic transition to PFM Mode (including also automatic phase shedding) can be configured via AUTO_DEF. When the bit is set, in addition to the phase shedding a PFM Mode operation is entered in case the output current load becomes low and the efficiency is maximized.

In PFM mode the output voltage is monitored and a PWM burst is generated when V_{OUT} drops below a certain low voltage threshold. The switching frequency is fixed during the PWM burst. The burst is stopped when the coil current is back to zero. Most of the internal circuits are off during the non-switching time, thereby optimizing the efficiency.




Figure 1: Principle of operation of the PFM mode in DA9210

4 V_{OUT} spikes: summary

When DA9210's buck converter operates in PFM, or equivalently in AUTO mode at low load, a minimum load current of typically 2 mA must be guaranteed in static V_{OUT} conditions to achieve stability.

However during DVC transitions some voltage spikes are still possible and this application note will detail what happens in this case.

When the buck is turned off without a controlled ramped power down ($PWR_DOWN_CTRL = 111$) and then turned on again dynamically in a short time, some voltage spikes can be generated as well, so you should understand how to avoid them.

4.1 Conditions

- a) Negative DVC in PFM mode. In this case the condition for V_{OUT} spikes to happen is a long no switching time, means the time between two consecutive bursts is too long (see Figure 1).
- b) The buck is enabled and the output voltage was still floating close to the target level after the buck was disabled because the power down was not actively ramped by DA9210. This happens if you turn on the buck immediately after having turned it off.

4.2 Reasons

- a) DA9210 design uses an integrated hold capacitor to keep the error amplifier output voltage during no switching period. This allows storing the status of the previous switching in PFM mode and is essential for the buck control unit. A long no switching period causes large voltage shift on the hold capacitor due to leakage current.
- b) After being enabled, the buck converter will start switching when the output voltage is at least a few mV below the target level. When this threshold is reached and the target level is already higher, a high voltage difference is present at the inputs of the high gain error amplifier.

4.3 Symptom: V_{OUT} spike

- a) A shifted voltage on the hold capacitor causes a switching re-start with very high duty cycle, next time a switching burst is needed during PFM mode (see Figure 1). For this reason spikes may happen at V_{OUT} .
- b) A high voltage difference at the inputs of the high gain error amplifier cause an over-reaction of the compensation loop with over-shoot at V_{OUT} .

4.4 Work around

- a) To avoid spikes at V_{OUT} , negative DVC transitions must be started in PWM mode. This can be achieved by using the voltage selection via $VBUCK_SEL$ from $VBUCK_A$ to $VBUCK_B$ or vice versa. In fact you can associate a specific operating mode to $VBUCK_A$ and $VBUCK_B$, for instance PWM mode if $VBUCK_A$ is selected and PFM mode if $VBUCK_B$ is selected. The way DA9210 operates the transition from $VBUCK_A$ to $VBUCK_B$ voltage is such that PWM is used during DVC, thereby there are no voltage spikes at V_{OUT} .

Note that V_{OUT} spikes will never happen during positive DVC, that is when changing from a lower to a higher voltage, because in that case the PWM operation is always forced.

- b) To avoid spikes at V_{OUT} during dynamic turn off/on of the buck converter, make sure that you actively ramp down the output voltage after turn off, i.e. that you have a value different from 111 in PWR_DOWN_CTRL . The suggested value on this register field is $PWR_DOWN_CTRL = 011$, equivalent to 10mV/ μ s.

5 Negative DVC in PFM mode

When a negative DVC is operated starting from PFM mode, the target voltage is internally ramped down to the next value and the burst re-start threshold is ramped down too (see Target – 5 mV curve in Figure 2). Thus the V_{OUT} is above the re-start threshold for a long time, actually the time needed for the specific output load to discharge the output capacitor. This time increases with the size of the output capacitor and decreases at higher load levels.

A long non-switching period happens during negative DVC in PFM. This causes the internal hold capacitor of the error amplifier to discharge, so the next PWM burst starts with high duty cycle, whilst this shouldn't be the case as the V_{OUT} is only 5 mV away from the target. An over-shoot is determined by the over-reaction to a small voltage deviation.




Figure 2: Negative DVC started from PFM mode

From the analysis of Figure 2 you can see that the output voltage is faster discharged to the next target value, if there's a load current applied at the output node. In fact, if the load is high enough, the internal hold capacitor of the error amplifier will not be discharged significantly, so there will be no over-shoot at the output and no work around required as in chapter 4.4.

The minimum load required to avoid over-shoots depends on different specific application details: the initial and final values of the DVC voltages, the size of the output capacitor, the temperature, the specific sample under test, etc. Higher DVC delta voltages require a higher load. Similarly, bigger output capacitors require a higher load to avoid over-shoots.

For instance, if you have $V_{BAT} = 3.8\text{ V}$, $C_{OUT} = 4 \times 47\text{ }\mu\text{F} + 2 \times 22\text{ }\mu\text{F} + 2 \times 10\text{ }\mu\text{F}$, and you decrease the V_{OUT} from 1.1 V to 0.7 V, the minimum load current required to avoid over-shoot is 5.9 mA. See also the table below for an overview of the results at different temperatures and on different corner lot samples. Consider that a minimum load represents an additional performance loss, if this load has to be introduced only to solve the over-shoot issue. So in general it's preferable to select the work around introduced in chapter 4.4.

Temp (°C)	FF	FS	SF	SS	STD
	lout min (mA)	lout min (mA)	lout min (mA)	lout min (mA)	lout min (mA)
-20	3,6	1,8	2,4	5,3	2,7
0	3,9	1,9	2,5	5,7	2,9
25	4,2	2,2	2,7	5,9	3,1
45	4,5	2,3	2,9	2	3,4
65	4,8	1	3,3	1,5	3,4
85	1	1	3,4	1	1

6 Negative DVC in PWM mode

When a negative DVC is operated starting from PWM mode, there's no V_{OUT} spike because during the ramp down DA9210 is still in PWM mode and there's no internal node to hold or subject to leakage. After the DVC transition, the buck can operate seamless in PWM or PFM mode.




Figure 3: Negative DVC started from PWM mode

7 Positive DVC

Positive DVC transitions never show issues, because the switching starts with the proper timing, so positive DVC always happens in PWM mode, even if the buck is forced to operate in PFM mode. There's no internal node to hold or subject to leakage.



Figure 4: Positive DVC

8 Dynamic buck off/on with PD_DIS = 1

When the buck is disabled and then enabled again dynamically in a short time, a V_{OUT} spike is generated if there's no pull down active at the output and there's no ramped power down (PWR_DOWN_CTRL = 111).

In order for the switching to re-start, the output node must be discharged 5 mV below the target voltage. If there's no active discharge for the output capacitor, the discharge can take a long time, because the output node is floating with high impedance.

When the buck converter is enabled again in a short time, the target voltage is ramped up according to the setting in STARTUP_CTRL and the final value is reached before the output node has been discharged by 5 mV.

So when the PWM switching starts again the high gain error amplifier has a high voltage delta at its inputs and over-reacts creating an over-shoot.




Figure 5: Buck dynamically re-enabled with PD_DIS = 1 and no ramped power down

9 Dynamic buck off/on with PD_DIS = 0

When the buck is disabled without ramped power down (PWR_DOWN_CTRL = 111) and then dynamically enabled again in a short time, with a pull down active at the output, there are two different scenarios.

If the off time was long enough to discharge the output node through the pull down resistor, there's no spike at V_{OUT} (see Figure 6).




Figure 6: No spike with PD_DIS = 0 and no ramped power down

However, if the off time was extremely short (e.g. few μ s), a similar situation as with PD_DIS = 1 may still occur (see Figure 7)




Figure 7: Spike with PD_DIS = 0 and no ramped power down

10 Dynamic buck off/on with ramped power down

It turns out that the safest setting is the ramped setting for the power down, that is a value different from 111 in PWR_DOWN_CTRL. The suggested value on this register field is PWR_DOWN_CTRL = 011, equivalent to 10mV/μs.

You may even win efficiency in your whole application if you configure a ramped power down, because you pump back the energy from the output to the input instead of wasting it through a passive pull down.




Figure 8: No spike with ramped power down

There's no issue in re-starting the buck converter even in the middle of a power down sequence, because the buck converter re-starts immediately.




Figure 9: Re-start during a ramped power down

11 Conclusions

An over shoot issue in PFM mode during DVC has been presented here for DA9210-xxUK2, 48-WLCSP. The conditions when the over shoot happens have been detailed, as well as the reason and easy work arounds.

If you need more information do not hesitate to contact your local Dialog Semiconductor support.

12 Revision history

Revision	Date	Description
1.0	05-Dec-2014	Initial version
1.1	17-Dec-2014	Updated chapter 4: summary Updated chapter 9 Added chapter 10

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's [Standard Terms and Conditions of Sale](#), unless otherwise stated.

© Dialog Semiconductor GmbH. All rights reserved.

RoHS Compliance

Dialog Semiconductor complies to European Directive 2001/95/EC and from 2 January 2013 onwards to European Directive 2011/65/EU concerning Restriction of Hazardous Substances (RoHS/RoHS2).

Dialog Semiconductor's statement on RoHS can be found on the customer portal <https://support.diasemi.com/>. RoHS certificates from our suppliers are available on request.

Contacting Dialog Semiconductor

Germany Headquarters

Dialog Semiconductor GmbH
Phone: +49 7021 805-0

United Kingdom

Dialog Semiconductor (UK) Ltd
Phone: +44 1793 757700

The Netherlands

Dialog Semiconductor B. V.
Phone: +31 73 640 8822

Email:

enquiry@diasemi.com

North America

Dialog Semiconductor Inc.
Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K.
Phone: +81 3 5425 4567

Taiwan

Dialog Semiconductor Taiwan
Phone: +886 281 786 222

Web site:

www.dialog-semiconductor.com

Singapore

Dialog Semiconductor Singapore
Phone: +65 64 849929

China

Dialog Semiconductor China
Phone: +86 21 5178 2561

Korea

Dialog Semiconductor Korea
Phone: +82 2 3469 8291

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.