

8P34S1204-1


2:4 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks with Individual OE Control

The 8P34S1204-1 is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of 1PPS signals or high-frequency, very low additive phase-noise clock and data signals.

The 8P34S1204-1 supports fail-safe operation and is characterized to operate from a 1.8V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the device ideal for clock distribution applications that demand well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low noise additive phase.

The 8P34S1204-1 has a individual OE control pin for each output, which provides excellent control over the output enable functions.

Block Diagram



Features

- Four low skew, low additive jitter LVDS output pairs
- Individual OE control pin for each output
- Two selectable, differential clock input pairs
- Differential CLK, nCLK pairs can accept LVDS and CML differential input levels
- Maximum input clock frequency of 2GHz
- LVCMOS/LVTTL interface levels for the control input select pin
- Output skew of 10ps (typical)
- Propagation delay of 475ps (maximum)
- Low propagation delay variation across temperature for 1PPS applications
- Low additive phase jitter, RMS; $f_{REF} = 156.25\text{MHz}$, $V_{PP} = 1\text{V}$, 12kHz–20MHz: 50fs (typical)
- Device current consumption (I_{DD}): 100mA (typical)
- Full 1.8V or 2.5V supply voltage
- Lead-free (RoHS 6), 28-QFN packaging
- -40°C to +85°C ambient operating temperature
- Supports case temperature up to +105°C

Applications

- 4G and 5G RU and DU system
- Ethernet switches / routers
- Medical imaging
- Professional audio and video
- Data center and server

Contents

1. Pin Information	3
1.1 Pin Assignments	3
1.2 Pin Descriptions	3
1.3 SEL Input Functions	4
1.4 OE Input Functions	4
2. Specifications	5
2.1 Absolute Maximum Ratings	5
2.2 Recommended Operating Conditions	5
2.3 Thermal Specifications	5
2.4 DC Input Characteristics	6
2.5 Power Supply DC Characteristics	6
2.6 Power Supply DC Characteristics	6
2.7 LVCMOS/LVTTL Input DC Characteristics	6
2.8 Differential Input Characteristics	6
2.9 LVDS AC and DC Characteristics	7
2.10 AC Characteristics	7
3. Additive Phase Jitter	9
4. Applications Information	10
4.1 Fail-Safe Operation	10
4.2 Recommendations for Unused Input and Output Pins	10
4.2.1 Inputs	10
4.2.2 Outputs	10
4.3 Wiring the Differential Input to Accept Single-Ended Levels	10
4.4 1.8V Differential Clock Input Interface	11
4.5 LVDS Driver Termination	12
5. Package Outline Drawings	13
6. Marking Diagram	13
7. Ordering Information	13
8. Revision History	13

1. Pin Information

1.1 Pin Assignments




Figure 1. Pin Assignments – Top View

1.2 Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Pin Name	Type	Description
1	GND	Power	Ground pin.
2	SEL	Input, Pull-down	Reference selects control pin. LVCMOS/LVTTL interface levels.
3	OE3	Input, Pull-up	Control output enable function for Q3. LVCMOS/TTL input levels.
4	NC	-	Not connected
5	CLKB	Input	Non-inverting differential clock/data input B.
6	nCLKB	Input	Inverting differential clock/data input B. VDD/2 default when left floating.
7	VREFB	Power	Bias voltage reference. Provides an input bias voltage for the CLKB, nCLKB.
8	VDD	Power	Power supply pin.
9	CLKA	Input	Non-inverting differential clock/data input A.
10	nCLKA	Input	Inverting differential clock/data input A. VDD/2 default when left floating.
11	VREFA	Power	Bias voltage reference. Provides an input bias voltage for the CLKA, nCLKA.
12	NC	-	Not connected.
13	OE0	Input, Pull-up	Control output enable function for Q3. LVCMOS/TTL input levels.
14	GND	Power	Ground pin.
15	VDD	Power	Power supply pin.
16	Q0	Output	Differential output pair Q0. LVDS interface levels.
17	nQ0	Output	Differential output pair Q0. LVDS interface levels.
18	NC	-	Not connected.

Table 1. Pin Descriptions (Cont.)

Pin Number	Pin Name	Type	Description
19	OE1	Input, Pull-up	Control output enable function for Q1. LVCMOS/TTL input levels.
20	Q1	Output	Differential output pair Q1. LVDS interface levels.
21	nQ1	Output	Differential output pair Q1. LVDS interface levels.
22	Q2	Output	Differential output pair Q2. LVDS interface levels.
23	nQ2	Output	Differential output pair Q2. LVDS interface levels.
24	OE2	Input, Pull-up	Control output enable function for Q2. LVCMOS/TTL input levels.
25	NC	-	Not connected.
26	Q3	Output	Differential output pair Q3. LVDS interface levels.
27	nQ3	Output	Differential output pair Q3. LVDS interface levels.
28	VDD	Output	Power supply pin.
-	ePAD	Power	Epad connect to GND.

1.3 SEL Input Functions

Table 2. SEL Input Functions

SEL Input [1]	Operation
0	CLKA, nCLKA is the selected differential clock input.
1	CLKB, nCLKB is the selected differential clock input.

1. SEL is an asynchronous control.

1.4 OE Input Functions

Table 3. OE Input Functions

OE Input	Input Level Value	Operation
OE0	0	Q0, nQ0 was in power-down state (disable).
	1	Q0, nQ0 was in output enable mode.
OE1	0	Q1, nQ1 was in power-down state (disable).
	1	Q1, nQ1 was in output enable mode.
OE2	0	Q2, nQ2 was in power-down state (disable).
	1	Q2, nQ2 was in output enable mode.
OE3	0	Q3, nQ3 was in power-down state (disable).
	1	Q3, nQ3 was in output enable mode.

2. Specifications

2.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Figure 2. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
Supply Voltage, V_{DD}	-	4.6	V
Input, V_I	-0.5	4.6	V
Input, I_I	-	20m	A
Outputs, I_O			
Continuous Current	-	10	mA
Surge Current	-	15	
Input Sink/Source, I_{REF}	-	± 2	mA
Maximum Junction Temperature, $T_{J,MAX}$	-	125	$^{\circ}C$
Storage Temperature, T_{STG}	-65	150	$^{\circ}C$
ESD - Human Body Model	-	2000	V
ESD - Charged Device Model	-	1500	V

2.2 Recommended Operating Conditions

Table 4. Recommended Operating Conditions [1][2]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
T_J	Maximum Junction Temperature	-	-	-	125	$^{\circ}C$
T_A	Ambient Operating Temperature	-	-40	-	85	$^{\circ}C$
V_{DDx}	Supply Voltage with Respect to Ground	Any V_{DD} pin, 1.8V supply	1.71	1.8	1.89	V
		Any V_{DD} pin, 2.5V supply, 2.1V, 2.5V, 2.7V	2.1	2.5	2.7	V

- All electrical characteristics are specified over Recommended Operating Conditions unless noted otherwise.
- All conditions in this table must be met to guarantee device functionality and performance.

2.3 Thermal Specifications

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	28-QFN, 5.0 × 5.0 mm	θ_{JA0}	Junction to ambient, still air	30	$^{\circ}C/W$
		θ_{JA1}	Junction to ambient, 1 m/s air flow	27	$^{\circ}C/W$
		θ_{JA2}	Junction to ambient, 2 m/s air flow	25	$^{\circ}C/W$
		θ_{JB}	Junction to board	2.68	$^{\circ}C/W$
		θ_{JC}	Junction to case	24.6	$^{\circ}C/W$

2.4 DC Input Characteristics

Table 5. DC Input Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
C_{IN}	Input Capacitance	-	-	2	-	pF
$R_{PULLDOWN}$	Input Pull-down Resistor	-	-	51	-	k ohms
R_{PULLUP}	Input Pull-up Resistor	-	-	51	-	k ohms

2.5 Power Supply DC Characteristics

Table 6. Power Supply DC Characteristics – $V_{DD} = 1.8V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V_{DD}	Core Supply Voltage	-	1.71	1.8	1.89	V
I_{DD}	Power Supply Current	-	-	100.0	125.0	mA

2.6 Power Supply DC Characteristics

Table 7. Power Supply DC Characteristics – $V_{DD} = 2.1V$ to $2.7V$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V_{DD}	Core Supply Voltage	-	2.1	2.5	2.7	V
I_{DD}	Power Supply Current	-	-	105.0	130.0	mA

2.7 LVCMOS/LVTTL Input DC Characteristics

Table 8. LVCMOS/LVTTL Input DC Characteristics – $V_{DD} = 1.8V \pm 5\%$, $2.1V$ to $2.7V$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V_{IH}	Input High Voltage	$V_{DD} = 1.89V, 2.7V$	$0.65 \times V_{DD}$	-	$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	$V_{DD} = 1.89V, 2.7V$	-0.3	-	$0.35 \times V_{DD}$	V
I_{IH}	Input High Current, SEL, OE0, OE1, OE2, OE3	$V_{DD} = V_{IN} = 1.89V, 2.7V$	-	-	150	μA
I_{IL}	Input Low Current, SEL, OE0, OE1, OE2, OE3	$V_{DD} = 1.89V, 2.7V$, $V_{IN} = 0V$	-150	-	-	μA
I_{LEAK}	Input Leakage Current, SEL, OE0, OE1, OE2, OE3	$V_{IN} = 2.7V, V_{DD} = 0V$	-	-	250	μA

2.8 Differential Input Characteristics

Table 9. Differential Input Characteristics – $V_{DD} = 1.8V \pm 5\%$, $2.1V$ to $2.7V$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
I_{IH}	Input High Current CLKA, nCLKA; CLKB, nCLKB	$V_{DD} = V_{IN} = 1.89V, 2.7V$	-	-	150	μA

Table 9. Differential Input Characteristics – $V_{DD} = 1.8V \pm 5\%$, 2.1V to 2.7V, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
I_{IL}	Input Low Current CLKA, CLKB	$V_{IN} = 0V$, $V_{DD} = 1.89V$, 2.7V	-150	-	-	μA
	Input Low Current nCLKA, nCLKB	$V_{IN} = 0V$, $V_{DD} = 1.89V$, 2.7V	-150	-	-	μA
I_{LEAK}	Input Leakage Current	$V_{IN} = 2.7V$, $V_{DD} = 0V$	-	-	250	μA
V_{REF}	Reference Voltage for Input Bias	$I_{REF} = -100\mu\text{A}$; $V_{DD} = 1.8V, 2.5V$	$0.7 \times V_{DD}$	-	$0.85 \times V_{DD}$	V

2.9 LVDS AC and DC Characteristics

Table 10. LVDS AC and DC Characteristics – $V_{DD} = 1.8V \pm 5\%$, 2.1V to 2.7V, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
ΔV_{OD}	VOD Magnitude Change	-	-	-	50	mV
ΔV_{OD}	VOD Magnitude Change	-	-	-	50	mV

2.10 AC Characteristics

Table 11. AC Characteristics – $V_{DD} = 1.8V \pm 5\%$ or 2.1V to 2.7V, $T_A = -40^\circ\text{C}$ to 85°C [1]

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit	
F_{REF}	Input frequency	-	0	-	2	GHz	
dV/dt	Input edge rate	-	1.5	-	-	V/ns	
t_{PD}	Propagation delay	CLK[0:1], nCLK[0:1] to any Qx, nQx	$V_{DD} = 1.8V \pm 5\%$	100	350	450	ps
			$V_{DD} = 2.5V \pm 5\%$				
$tsk(o)$	Output skew	Qx, nQx	$V_{DD} = 1.8V \pm 5\%$	-	10	40	ps
			$V_{DD} = 2.5V \pm 5\%$				
$tsk(i)$	Input skew	-	-	-	20	ps	
$tsk(p)$	Pulse skew	$f_{REF} = 100\text{MHz}$	$V_{DD} = 1.8V \pm 5\%$	-	5	30	ps
			$V_{DD} = 2.5V \pm 5\%$				
$tsk(pp)$	Part-to-part skew	$f_{REF} = 100\text{MHz}$	$V_{DD} = 1.8V \pm 5\%$	-	-	215	ps
			$V_{DD} = 2.5V \pm 5\%$				
t_{jit}	Buffer additive phase jitter, RMS	$f_{REF} = 122.88\text{MHz}$ Square Wave, $V_{PP} = 1V$, Integration Range: 12kHz to 20MHz	-	50	-	fs	
		$f_{REF} = 156.25\text{MHz}$ Square Wave, $V_{PP} = 1V$, Integration Range: 12kHz to 20MHz	-	50	-	fs	
		$f_{REF} = 156.25\text{MHz}$ Square Wave, $V_{PP} = 0.5V$, Integration Range: 12kHz to 20MHz	-	50	-	fs	
PNF	Phase noise floor	Phase noise floor carrier frequency at 122.88MHz at 20MHz offset	-	-160	-	dBc/Hz	

Table 11. AC Characteristics – $V_{DD} = 1.8V \pm 5\%$ or $2.1V$ to $2.7V$, $T_A = -40^\circ C$ to $85^\circ C$ [1] (Cont.)

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit	
t_R / t_F	Output rise/ fall time	$V_{DD} = 1.8V \pm 5\%$	10% to 90%	-	150	400	ps
			20% to 80%	-	90	160	
		$V_{DD} = 2.1V, 2.5V, 2.7V$	10% to 90%	-	200	420	ps
			20% to 80%	-	110	190	
$MUX_{isolation}$	Mux isolation	$f_{REF} = 100MHz$	-	80	-	dB	

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500fpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

3. Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a phase noise plot, and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm), or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Figure 3. Additive Phase Jitter. Frequency: 156.25MHz, Integration Range: 12kHz to 20MHz = 45fs Typical

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

Note: The phase noise plot was measured using a Wenzel 156.25MHz Oscillator as the input source.

4. Applications Information

4.1 Fail-Safe Operation

All clock inputs support fail-safe operation. That is, when the device is powered down, the clock inputs can be held at a DC voltage of up to 4.6V without damaging the device or the input pins.

4.2 Recommendations for Unused Input and Output Pins

4.2.1 Inputs

4.2.1.1 CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from CLK to ground.

4.2.2 Outputs

4.2.2.1 LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating there should be no trace attached.

4.2.2.2 VREFX

The unused VREFA and VREFB pins can be left floating. We recommend that there is no trace attached.

4.3 Wiring the Differential Input to Accept Single-Ended Levels

Figure 4 shows an example of how a differential input can be wired to accept single-ended levels. To satisfy the VCMR requirement, the reference voltage V1 is set to 1.2V which is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V1 to meet the VCRM requirement. For example, if the input clock swing is 1.8V and $V_{DD} = 1.8V$, the R1 and R2 values should be adjusted to set V1 at 1.2V in this example.




Figure 4. Example Schematic for Wiring a Differential Input to Accept Single-ended Levels

The values in the figure are for when both the single-ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R_o) and the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R_3 and R_4 in parallel should equal the transmission line impedance and the signal DC offset after AC coupling should be equal to V_1 (in other words, 1.2V in this example). For most $Z_o = 50\Omega$ applications, $R_3 = 75\Omega$ and R_4 can be 130 Ω . By keeping the same R_3/R_4 ratio, the values of the resistors can be increased to reduce the loading for a slower or weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the input can handle larger amplitude signaling, it is recommended that the amplitude be reduced.

For single-ended applications, the swing can be larger. Make sure the single-ended logic high and logic low signal operates within the specification limit. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be used for debugging purposes. The datasheet specifications are characterized and confirmed by using a differential signal.

4.4 1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, and other differential signals. The differential input signal must meet both the V_{PP} and V_{CMR} input requirements. Figure 5 to Figure 7 show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 5. Differential Input Driven by an LVDS Driver – DC Coupling




Figure 6. Differential Input Driven by an LVDS Driver – AC Coupling




Figure 7. Differential Input Driven by an LVPECL Driver – AC Coupling

4.5 LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface-mounted and must be placed as close to the receiver as possible. Renesas offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The standard termination schematic as shown in Figure 8 can be used with either type of output structure. Figure 9, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF . If using a non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver’s amplitude and common-mode input range should be verified for compatibility with the output.




Figure 8. Standard LVDS Termination





Figure 9. Optional LVDS Termination

5. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

6. Marking Diagram




- Line 1 indicates the assembly lot number.
- Line 2:
 - “YWW” indicates the last digit of the year and work week the part was assembled.
 - “\$” indicates the mark code.
- Line 3 indicates the part number.

7. Ordering Information


Part Number	Package Description	Carrier Type	Temperature Range
8P34S1204-1NBGI	28-QFN, 5.0 × 5.0 mm	Tray	-40 to +85°C
8P34S1204-1NBGI8		Tape and Reel	

8. Revision History


Revision	Date	Description
0.09	Jul 15, 2024	<ul style="list-style-type: none"> ▪ Added Fail-Safe Operation section.
0.08	May 23, 2024	<ul style="list-style-type: none"> ▪ Added Thermal Specifications table. ▪ Added 28-QFN package outline drawing link to Ordering Information.
0.07	Mar 28, 2024	<ul style="list-style-type: none"> ▪ Removed V_{PP}, V_{PP_DIFF}, V_{CMR}, V_{OD}, and V_{OS} parameters in AC Characteristics table.
0.06	Feb 29, 2024	<ul style="list-style-type: none"> ▪ Updated bullets 5, 8, 10, and 11 in Features. ▪ Revised the Type information for pins 1, 7, 8, 14, 15, 16, and 17 in Pin Descriptions. ▪ Updated the Operation information in OE Input Functions. ▪ Completed numerous changes to AC Characteristics. ▪ Changed package description to 28-QFN from 28-VFQFPN.
0.05	Feb 8, 2024	<ul style="list-style-type: none"> ▪ Updated Propagation Delay and Output Rise/Fall Time values in Table 11.
0.04	Feb 5, 2024	<ul style="list-style-type: none"> ▪ Updated Table 6, Table 7, and Table 11. ▪ Completed other minor changes.
0.03	Jan 12, 2024	<ul style="list-style-type: none"> ▪ Updated I_{DD} values in sections 2.5 and 2.6. ▪ Updated the package outline drawing.




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN
(PCB Top View, NSMD Design)

NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ± 0.05 mm for the non-toleranced dimensions.
4. Numbers in () are for references only.

Revision	Date	Description
0.02	Sep 19, 2023	<ul style="list-style-type: none">▪ Updated the Block Diagram.▪ Updated the Type information for pins 2, 3, 13, 19, and 24 in Pin Descriptions.▪ Added OE Input Functions.▪ Updated the Recommended Operating Conditions.▪ Added the Package Outline Drawings.▪ Added the Marking Diagram.▪ Updated the part numbers in Ordering Information.
0.01	Aug 4, 2023	Initial release.