

Е

Dual Input Single Output, 3 A Power Multiplexer

General Description

The SLG59H1401C is designed for OR'ing or manual Power MUX applications. The part comes with two 3 A rated load switches that are well suited for a variety of systems having multiple power sources. The device will automatically detect, select, and seamlessly transition between available inputs. Additionally, manual switching between two power rails allowed.

Features

- Two 3 A load switches with common output
- Two Integrated VGS Charge Pumps
- Wide operating range: 2.8 V to 6 V
- Adjustable output soft start time (SS)
- Low RDS_{ON}: 52 m Ω (typical)
- Adjustable priority
- Accuracy < ±5%
- Adjustable Overvoltage Protection
- Accuracy $< \pm 5\%$
- Channel status indication (ST)
- Undervoltage Lockout
- True Reverse-Current Blocking
- Protected by thermal shutdown and adjustable current limit
- 1.585 mm x 1.985 mm, 0.4 mm pitch, 20L WLCSP
	- Pb-Free / Halogen-Free / RoHS Compliant

PR) $(1N1)$ $(1N1)$ OV2 SEL OV1 ; i_IN1 ; i_OUT ; i_OUT $\overline{0}$, $\overline{1}$ $\overline{1}$ $\overline{0}$ $\overline{1}$ $\overline{1}$ $\overline{0}$ $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{0}$ $\overline{1}$ \overline $IN2$ $IN2$ $IOUT$ **OUT** 1 $\overline{2}$ 3 4 $ILIM$ SS GND **ST**

A B C D

Pin Configuration

20-pin WLCSP (Bottom View)

Page 1 of 38 © 2022 Renesas Electronics Corporation

Dual Input Single Output, 3 A Power Multiplexer

Pin Description

Ordering Information

RENESAS

Dual Input Single Output, 3 A Power Multiplexer

Absolute Maximum Ratings

only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85 °C, unless otherwise noted.

Dual Input Single Output, 3 A Power Multiplexer

Electrical Characteristics (continued)

 T_A = -40 °C to 85 °C, unless otherwise noted.

Notes:

1. Refer to typical Timing Parameter vs. C_{SS} performance charts for additional information when available.

2. For more information on device behavior during short-circuit conditions please see [SLG59H1401C Current Limiting](#page-28-0) section.

3. See Current Limit Behavior Timing Diagram

Dual Input Single Output, 3 A Power Multiplexer

SLG59H1401C Normal Operation State Table

SLG59H1401C Fault Operation State Table

A summary of the SLG59H1401C device operation:

- If the valid voltages are applied at both inputs and PR is higher than V_{REF} , then IN1 will power the output.
- If the valid voltages are applied at both inputs and PR is lower than V_{REF}, then the highest input voltage will power the output.
- If both inputs are not valid, then the output is Hi-Z.
- ST pin indicates which of the inputs is powering output. ST pulled high when IN1 is powering the output or the output is Hi-Z. ST pulled low when IN2 is powering the output.
- SEL pin can override the PR. When SEL is pulled high IN2 is powering the output.

RENESAS

SLG59H1401C

Dual Input Single Output, 3 A Power Multiplexer

Timing Diagrams

VCOMP Mode operating timing diagram when IN2 is applied after first SS rise is done

Dual Input Single Output, 3 A Power Multiplexer

VCOMP Mode operating timing diagram when IN2 is applied before first SS rise is done

Dual Input Single Output, 3 A Power Multiplexer

Switchover operating timing diagram by PR signal

Time

Dual Input Single Output, 3 A Power Multiplexer

Switchover operating timing diagram by SEL signal

Dual Input Single Output, 3 A Power Multiplexer

Time

Dual Input Single Output, 3 A Power Multiplexer

Typical Performance Characteristics TTotal_ON vs CSS, VIN[1,2], and Temperature

VOUT Slew Rate vs CSS, VIN[1,2], and Temperature

Datasheet 25-Aug-2022

Dual Input Single Output, 3 A Power Multiplexer

Typical Turn ON Operation Waveforms

Figure 1. Typical Turn ON operation waveform for V_{IN1} = 3.3 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω, C_{LOAD} = 2 µF

Figure 2. Typical Turn ON operation waveform for VIN1 = 5 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 3. Typical Turn ON operation waveform for VIN2 = 3.3 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 4. Typical Turn ON operation waveform for VIN2 = 5 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF

Dual Input Single Output, 3 A Power Multiplexer

Switchover Operation Waveforms

Figure 5. Switchover operation waveform for VIN1 = 5 V, VIN2 = 3.3 V, CSS = 220 nF, PR = 0 V, SEL = Low -> High, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 6. Switchover operation waveform for VIN1 = 5 V, VIN2 = 3.3 V, CSS = 220 nF, PR = 0 V, SEL = High -> Low, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 7. Switchover operation waveform for V_{IN1} = 5 V, V_{IN2} = 3.3 V, C_{SS} = 220 nF, PR = 0 V, **SEL = High -> Low, RLOAD = 100 Ω, CLOAD = 2 μF (extended view)**

Figure 8. Switchover operation waveform for VIN1 = 3.3 V, VIN2 = 5 V, CSS = 220 nF, SEL = 0 V, PR = Low -> High, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 9. Switchover operation waveform for VIN1 = 3.3 V, VIN2 = 5 V, CSS = 220 nF, SEL = 0 V, PR = High -> Low, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 10. Higher voltage level priority operation waveform when IN2 is applied after first SS rise is done for $V_{IN1} = 3.3$ V, $V_{IN2} = 5$ V, $SEL = 0$ V, $PR = 0$ V, $C_{SS} = 220$ nF, $R_{LOAD} = 100$ Ω, $C_{LOAD} = 2 \mu$ F

Figure 11. Higher voltage level priority operation waveform when IN1 is applied after first SS rise is done for V_{1N1} = 5 V, V_{1N2} = 3.3 V, SEL = 0 V, PR = 0 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω, C_{LOAD} = 2 μF

Figure 12. Higher voltage level priority operation waveform when IN1 is applied after first SS rise is done for VIN1 = 5 V, VIN2 = 3.3 V, SEL = 0 V, PR = 0 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 13. Higher voltage level priority operation waveform when IN1 is applied before first SS rise is done for VIN1 = 5 V, VIN2 = 3.3 V, SEL = 0 V, PR = 0 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF

Figure 14. Higher voltage level priority operation waveform when IN1 is applied before first SS rise is done for VIN1 = 5 V, VIN2 = 3.3 V, SEL = 0 V, PR = 0 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF (extended view)

Figure 15. Higher voltage level priority operation waveform when IN1 is applied before first SS rise is done for \bar{V}_{IN1} = 5 V, \bar{V}_{IN2} = 3.3 V, SEL = 0 V, PR = 0 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω, C_{LOAD} = 2 μF

Dual Input Single Output, 3 A Power Multiplexer

Figure 16. Higher voltage level priority operation waveform when IN1 is applied before first SS rise is done for VIN1 = 5 V, VIN2 = 3.3 V, SEL = 0 V, PR = 0 V, CSS = 220 nF, RLOAD = 100 Ω, CLOAD = 2 μF (extended view)

Dual Input Single Output, 3 A Power Multiplexer

IN1_TP OUT_TP Current Meter IN1 OUT V_{IN1} C_{IN1} \downarrow $\qquad \qquad$ $\qquad \q$ PR $C_{LOAD} \leq R_{LOAD}$ R1SEL LE_TP OV1 R_{PUL} Load Enable R2 **ST DUT** IN2 V_{IN2} ^O SS_TP Css C_{IN2} ⋚ R3 SS ╢╻ \bigwedge^{\bullet} OV2 R<mark>ili</mark>
W R4 ILIM $rac{GND}{\frac{1}{2}}$

Figure 18. Active Current Limit operation waveform for VIN1 = 3.3 V, CSS = 220 nF, RILIM = 31.6 kΩ, RLOAD = 0.66 Ω, CLOAD = 2 μF

Figure 19. Active Current Limit operation waveform for VIN1 = 5 V, CSS = 220 nF, RILIM = 31.6 kΩ, RLOAD = 1 Ω, CLOAD = 2 μF

Figure 20. Active Current Limit operation waveform for V_{IN2} = 3.3 V, C_{SS} = 220 nF, R_{ILIM} = 31.6 kΩ, **RLOAD = 0.66 Ω, CLOAD = 2 μF**

Figure 21. Active Current Limit operation waveform for VIN2 = 5 V, CSS = 220 nF, RILIM = 31.6 kΩ, RLOAD = 1 Ω, CLOAD = 2 μF

Dual Input Single Output, 3 A Power Multiplexer

APPLICATIONS INFORMATION

SLG59H1401C Power-Up Considerations

Once V_{IN1} voltage is valid (V_{IN1} > V_{IN1(UVLO)} and V_{IN1} < Overvoltage lockout level set by OV1) and has priority under V_{IN2}, a turn on delay (T_{ON_Delav}) will occur and then, for soft start, output voltage start rising with slew rate (V_{OUT(SR)}) set by C_{SS} capacitor. After the total turn on time (T_{Total_ON}), soft start will not be used again for V_{IN1} until it becomes not valid (V_{IN1} < V_{IN1(UVLO)} or V_{IN1} > Overvoltage lockout level set by OV1). When V_{IN2} voltage becomes valid (V_{IN2} > V_{IN2(UVLO)} and V_{IN2} < Overvoltage lockout level set by OV2) and V_{SEL} > V_{REF}, a turn on delay (T_{ON_Delay}) will occur again and then, for soft start, output voltage start rising with slew rate (V_{OUT(SR)}) set by C_{SS} capacitor. After the total turn on time (T_{Total_ON}), soft start will not be used again for V_{IN2} until it becomes not valid (V_{IN2} < V_{IN2(UVLO)} or V_{IN2} > Overvoltage lockout level set by OV2). If V_{IN2} becomes valid and selected before V_{OUT} ends rising with V_{INI} , the V_{OUT} switching procedure to V_{IN2} will start after V_{OUT} rising has ended with V_{INI} .

This is an example of power up procedure when V_{IN1} is applied before V_{IN2}. In case V_{IN2} is applied before V_{IN1} the procedure will be similar.

Soft Start introduction

The output voltage slew rate can be configured by changing the C_{SS} capacitance. The Table below shows the typical slew rate and T_{Total_ON} time across C_{SS} capacitance, V_{IN[1,2]}, and Temperature from -40 °C to 85 °C for R_{LOAD} = 100 Ω and C_{LOAD} = 2 μF. **Typical Slew rate and TTotal_ON time across CSS capacitance, VIN[1,2], and Temperature from -40 °C to 85 °C for** R_{LOAD} = 100 Ω and C_{LOAD} = 2 μ F.

Resistor Divider Calculations for Overvoltage Protection and Operating Mode Selection

To set the overvoltage threshold for OV1 and OV2, and V_{PR} and V_{SFI} levels, a typical voltage divider, illustrated in [Figure 22](#page-23-0) is used.

Figure 22. Typical Resistive Voltage Divider

RENESA

Dual Input Single Output, 3 A Power Multiplexer

In order to calculate the voltage divider, the equation below is used

$$
R1 = \frac{R2 \times (V_{IN[1,2]} - V_{REF})}{V_{REF}}
$$

where:

R1 = calculated resistor value in $k\Omega$;

R2 = resistor closest to ground. Recommended R2 value is 5 k Ω ;

 $V_{\text{INI.21}} = V_{\text{IN1}}$ or V_{IN2} voltage level at which protection should be triggered;

 V_{RFF} = Internal voltage reference for OV1, OV2, PR and SEL pins.

Using SLG59H1401C in OR'ing applications

In the case of OR'ing two supplies, if both power rails are valid, then the higher voltage is passed to the output. If one of the power rails suddenly disappears, then output OUT is automatically switched to the other available power rail. If both power rails have equal voltage levels, then based on the V_{COMP} spec, IN2 has higher priority and will be switched to OUT. If V_{IN2} falls below the $\rm{V_{COMP}}$ Hysteresis, then IN1 will switch to OUT. To set SLG59H1401C in OR'ing mode, connect the PR and SEL pins to GND or V_{PR} and V_{SEL} should be < V_{REF} .

OV1 and OV2 with external resistors connected to IN1 and IN2 respectively can be configured to provide overvoltage protection.

The ST pin can be pulled high with a resistor to provide feedback on the status of the system. If the ST pin is high, IN1 is the output or the output is Hi-Z. If the ST pin is low, IN2 is the output.

Figure 23. V_{COMP} Priority Source Selection

Figure 24. Connection diagram of using SLG59H1401C in OR'ing applications

Dual Input Single Output, 3 A Power Multiplexer

Using SLG59H1401C in manual power rail selection applications

In the case of using the SLG59H1401C in a manual power rail selection application, an external voltage ≥ V_{REF} should be applied at the PR pin through a pull up resistor. If V_{PR} ≥ V_{REF} and V_{SEL} < V_{REF}, then IN1 will be selected. By toggling V_{SEL} ≥ V_{REF}, IN2 will be selected.

OV1 and OV2 with external resistors connected to IN1 and IN2 respectively can be configured to provide overvoltage protection.

The ST pin can be pulled high with a resistor to provide feedback on the status of the system. If the ST pin is high, IN1 will be at output or the output is Hi-Z. If the pin is low, IN2 will be at output.

Using SLG59H1401C in manual power rail selection applications with priority

In the case of using SLG59H1401C in applications where automatic and manual switching is required, the PR pin must be connected through the common voltage divider R1, R2, R3 to IN1 as illustrated in [Figure 26](#page-27-0). When V_{IN1} falls to induce V_{PR} < V_{RFF} and V_{SEL} < V_{REF}, SLG59H1401C will operate in VCOMP mode and largest voltage will be on the output. If V_{SEL} ≥ V_{REF} then IN2 will be selected.

OV1 and OV2 with external resistors are connected to IN1 and IN2 respectively and can be configured to provide overvoltage protection.

The ST pin can be pulled high with a resistor to provide feedback on the status of the system. If the ST pin is high, IN1 will be at the output or the output is Hi-Z. If the pin is low, IN2 will be at the output.

.

Dual Input Single Output, 3 A Power Multiplexer

Figure 26. Connection diagram of using SLG59H1401C in manual power rail selection applications with priority

Resistor divider for this type of application solution is calculated in two steps:

1. Calculate voltage divider section for OV1 threshold:

$$
R_{\text{COMMON}} = \frac{R3 \times (V_{\text{IN1}} - V_{\text{REF}})}{V_{\text{REF}}}
$$

where:

 R_{COMMON} = calculated common resistance value for R1 + R2 in kΩ; R3 = resistor closest to ground. Recommended R3 value is 5 kΩ; $V_{IN1} = V_{IN1}$ voltage at which overvoltage protection should be triggered; V_{REF} = Internal voltage reference for OV1 pin.

2. Calculate voltage divider section for priority threshold:

$$
R1 = \frac{(R_{\text{COMMON}} + R3) \times (V_{\text{IN1}} - V_{\text{REF}})}{V_{\text{IN1}}}
$$

$$
R2 = R_{\text{COMMON}} - R1
$$

Revision 1.01

Datasheet 25-Aug-2022

Dual Input Single Output, 3 A Power Multiplexer

where:

 R_{COMMON} = calculated common resistance value for R1 + R2 in kΩ; R1, R2 = resistors near PR pin; R3 = resistor closest to ground. Recommended R3 value is 5 k Ω ; V_{IN1} = V_{IN1} voltage at which PR threshold should be triggered;

 V_{REF} = Internal voltage reference for OV1 and PR pins.

SLG59H1401C Current Limiting

The SLG59H1401C has two modes of current limiting

1. Standard Current Limiting Mode (with Thermal Protection)

The output current is initially limited to the Active Current Limit specification given in the Electrical Characteristics table. The current limiting circuit is very fast and responds within a few micro-seconds to sudden loads. When overload is sensed, the current limiting circuit increases the FET resistance to keep the current from exceeding the Active Current Limit.

The ACL level can be adjusted by choosing the appropriate ±1%-tolerance R_{ILIM} value and can be calculated by the following equations:

For R_{ILIM} range from 31.6 kΩ to 100 kΩ:

$$
I_{\text{ACL}} = 69.1 / R_{\text{ILIM}}^{0.861}
$$

where:

 R_{ILIM} = Resistor on ILIM pin, in kOhms (kΩ)

However, if an overload condition persists, the die temperature rise due to the increased FET resistance while at maximum current can activate Thermal Protection. If the die temperature exceeds the THERM_{ON} specification, the FET is shut completely OFF, allowing the die to cool. When the die cools to the THERM_{OFF} temperature, the FET is allowed to turn back on. This process may repeat as long as the overload condition is present.

2. Short Circuit Current Limiting Mode (with Thermal Protection)

In the case of a hard short, such as a solder bridge on the power rail, the current is limited to protect the chip. Thermal Protection is also present and may be activated during Short Circuit Current Limit protection operation.

Dual Input Single Output, 3 A Power Multiplexer

Fast Reverse Current Blocking (RCB)

Each channel has Always ON Reverse Current Blocking. If the output is forced above the selected input by V_{IRCB}, the channel will switch off to stop the reverse current I_{RCB} within t_{RCB}. As the output falls to within the V_{RCB} of V_{IN}, the selected channel will quickly turn back on to avoid unnecessary voltage drops during fast switchover (t_{SW}) .

Figure 27. Reverse Current Blocking Behavior

Dual Input Single Output, 3 A Power Multiplexer

Power Dissipation

The junction temperature of the SLG59H1401C depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON}-generated voltage drop across each load switch. While the primary contributor to the increase in the junction temperature of the SLG59H1401C is the power dissipation of its load switches, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

 $PD_{\text{TOTAL}} = (\text{RDS}_{\text{ON[1,2]}} \times I_{\text{DS[1,2]}}^2)$

where:

 PD_{TOTAI} = Total package power dissipation, in Watts (W)

RDS_{ON[1,2]} = Channel 1 and Channel 2 load switch ON resistance, in Ohms (Ω) , respectively $I_{DS[1,2]}$ = Channel 1 and Channel 2 Output current, in Amps (A), respectively and

$$
T_J = \mathsf{PD}_{\mathsf{TOTAL}} \times \theta_{JA} + T_A
$$

where:

 ${\sf T}_{\sf J}$ = Die junction temperature, in Celsius degrees (°C)

 θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

 T_A = Ambient temperature, in Celsius degrees (°C)

In nominal operating mode, the SLG59H1401C's power dissipation can also be calculated by taking into account the voltage drop across each load switch (V_{IN[1,2]} - V_{OUT}) and the magnitude of that channel's output current (I_{DS[1,2]}):

$$
PD_{\text{TOTAL}} = (V_{1N[1,2]} - V_{\text{OUT}}) \times I_{\text{DS}[1,2]}
$$

 $PD_{\text{TOTAL}} = (V_{\text{IN[1,2]}} - (R_{\text{LOAD}} \times I_{\text{DS[1,2]}})) \times I_{\text{DS[1,2]}}$

where:

 PD_{TOTAL} = Total package power dissipation, in Watts (W)

 $V_{IN[1,2]}$ = Channel 1 and Channel 2 Input Voltage, in Volts (V), respectively

 R_{LOAD} = Output Load Resistance, in Ohms (Ω)

 $I_{DS[1,2]}$ = Channel 1 and Channel 2 output current, in Amps (A), respectively

 V_{OUT} = Output voltage, or R_{LOAD} x $I_{\text{DS[1,2]}}$

Dual Input Single Output, 3 A Power Multiplexer

Layout Guidelines:

- 1. Since the IN[1,2] and OUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in [Figure 28,](#page-31-0) illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN[1,2]} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59H1401C's IN[1,2] and OUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.

SLG59H1401C Evaluation Board:

А High Voltage GreenFET Evaluation Board for SLG59H1401C is designed according to the statements above and is illustrated on [Figure 28](#page-31-0). Please note that evaluation board has IN[1,2]_Sense and OUT_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON[1,2]} evaluation.

Figure 28. SLG59H1401C Evaluation Board

Dual Input Single Output, 3 A Power Multiplexer

Figure 29. SLG59H1401C Evaluation Board Schematic

Basic EVB Configuration

1. Connect oscilloscope probes to IN[1,2], OUT, ST etc.;

2. Connect jumpers on X1-X3 and X4-X6 to configure overvoltage protection threshold for Channel 1 and Channel 2 respectively. Jumpers for OV[1,2] Settings sets the typical operating input voltage, and the overvoltage protection threshold will be 20% higher than that setting. For example, if jumper for OV1 Settings is located at 3.3 V position – overvoltage threshold is 3.96 V, and etc.

3. Connect jumpers on X7-X9 to configure the PR level. Jumper for PR Settings sets the typical operating input voltage in Priority mode. If the input voltage falls below the typical operating voltage level by around 4%…5%, V_{PR} will be lower than V_{REF} and SLG59H1401C will operate in VCOMP mode.

4.Configure SS and ILIM using X20 and X21 respectively. For more information, please refer to the Soft start introduction section and SLG59H1401C Current Limiting section in this Datasheet.

5. Select the desired operation mode using X15, X22 and connect a Pull-Up resistor to ST pin using X16. For more information regarding different operation modes please refer to the SLG59H1401C Normal Operation State Table in this datasheet.

6. Logic High for the SEL pin configuration is connected to the PR pin signal. This means that in order to apply a High state to the SEL pin, it needs to apply logic High to the PR signal first. Such a configuration allows it to work in manual channel selection mode to switchover between Channel 1 and Channel 2 regardless of voltage levels on $V_{\mathsf{IN}[1,2]}.$

Dual Input Single Output, 3 A Power Multiplexer

Package Top Marking System Definition

PPPPPP YWNNNN ARR Part Code Date Code + Serial Code Pin 1 Identifier + Assembly Code + Revision Code

Dual Input Single Output, 3 A Power Multiplexer

Package Drawing and Dimensions

20 Lead WLCSP Package 1.985 mm x 1.585 mm

Datasheet

25-Aug-2022 Revision 1.01

Dual Input Single Output, 3 A Power Multiplexer

Recommended Landing Pattern

Dual Input Single Output, 3 A Power Multiplexer

Tape and Reel Specifications

Carrier Tape Drawing and Dimensions

Note: 1.Orientation in carrier: Pin1 is at upper left corner (Quadrant 1). Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.9595 mm 3 (nominal). More information can be found at www.jedec.org.

Dual Input Single Output, 3 A Power Multiplexer

Revision History

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.