ForgeFPGA Workshop User Guide v6.42

This user guide will help you navigate the ForgeFPGA Workshop and understand the different features inbuilt in the software in detail.

Contents

1.	Softv	vare Ove	rview	5
2.	Forg	e FPGA	Norkshop	7
	2.1	FPGA E	ditor	7
		2.1.1	Flowchart	7
		2.1.2	Main Menu	9
		2.1.3	Toolbar	11
		2.1.4	Work Area	11
		2.1.5	Logger Panel	12
		2.1.6	Control Panel	12
		2.1.7	Settings	13
	2.2	Writing	HDL Code	14
	2.3	Modules	s Library	15
	2.4	RTL Syı	nthesis	17
		2.4.1	Post-Synth RTL	17
		2.4.2	Netlist	17
	2.5	Generat	ing the Bitstream	18
		2.5.1	I/O Planner	19
	2.6	Floorpla	n	20
	2.7	Resourc	ces Utilization Report	20
	2.8	Timing /	Analysis	21
	2.9	PLL Cal	culator	22
	2.10	Build Fo	lder	22
	2.11	Simulati	on	23
		2.11.1	Writing a Testbench	23
		2.11.2	Simulating a Testbench	25
	2.12	Macroce	ell Editor	25
3.	Debu	ıa		26
	3.1	-	re Platforms	
		3.1.1	ForgeFPGA Advanced Development Board	
		3.1.2	ForgeFPGA Evaluation Board	
	3.2	Platform	o Configuration Guide	
	3.3		с Гооls	
		3.3.1	Configuration Button:	
		3.3.2	Synchronous Logic Generator	
		3.3.3	Parametric Generator	
	3.4		nalyzer	
		3.4.1	Operational Controls	

Α.	Appendix: Warnings					
7.	Revis	ion Histo	ory	46		
6.	IO Pla	anner Sig	gnals	45		
5.	NVM	Viewer		43		
	4.6	General	Purpose Input Output Pin	43		
	4.5	EN (nSL	EEP) & PWR (nRST)	43		
	4.4	Block Re	ead Access Memory (BRAM)	42		
	4.3	Oscillato	r (OSC)	42		
	4.2	Phase Lo	ocked Loop (PLL)	42		
	4.1	FPGA C	ore	41		
4.	Block	Propert	ies	41		
		3.4.11	UART Terminal	40		
		3.4.10	Markers	39		
		3.4.9	Cursors	38		
		3.4.8	Plot Widget	37		
		3.4.7	Import/Export	37		
		3.4.6	Protocol Analyzer			
		3.4.5	Presets	36		
		3.4.4	Debugging Controls			
		3.4.3	Triggers			
		3.4.2	Mode	35		



Figures

Figure 1. Go Configure Software Hub User Interface	
Figure 2. ForgeFPGA Workshop	7
Figure 3. ToolChain Flowchart	8
Figure 4. ForgeFPGA Workshop User Interface	9
Figure 5. ForgeFPGA Workshop Toolbar	11
Figure 6. Work Area	11
Figure 7. Logger Panel	12
Figure 8. Control Panel	13
Figure 9. Working with Verilog example	15
Figure 10. Modules Library GUI	16
Figure 11. Module Library GUI with Parameters	16
Figure 12. Post-Synth RTL	17
Figure 13. Netlist	18
Figure 14. Mapping I/O Ports	19
Figure 15. Place and Route Results	20
Figure 16. Place and Route Results	20
Figure 17. Resources Utilized Report	21
Figure 18. Timing Analysis	22
Figure 19. PLL Calculator	22
Figure 20. Custom Testbench example	24
Figure 21. 4-bit LUT Testbench example from Modules Library	24
Figure 22. Macrocell Editor	25
Figure 23. Changing name of Input/Output Pins	25
Figure 24. Development Platform Selector	26
Figure 25. Development Platform Selector	26
Figure 26. Assembled equipment for working with a chip in the socket	27
Figure 27. ForgeFPGA Evaluation Board v2.0	28
Figure 28. ForgeFPGA Evaluation Board v1.0	28
Figure 29. Platform Configuration Guide	29
Figure 30. Debugging Controls	29
Figure 31. TP Map	30
Figure 32. Debug Tool	31
Figure 33. NC (not connected)	31
Figure 34. Set to VDD	31
Figure 35. Set to GND	31
Figure 36. Latched Button with Upper Connection as VDD	32
Figure 37. Unlatched Button with Upper Connection as Hi-Z	32
Figure 38. Context menu options for Configurable Button	32
Figure 39. Synchronous Logic Generator	32
Figure 40. Signal Wizard for Synchronous Logic Generator	
Figure 41. Parametric Generator Command Editor	
Figure 42. PWM Command Editor	
Figure 43. Clock Command Editor	
Figure 44. Clock Command Editor	

Figure 45. Logic Analyzer	35
Figure 46. Trigger Parameters	36
Figure 47. Trigger Conditions	36
Figure 48. View Options	36
Figure 49. Protocol Analyzer Decode Options	37
Figure 50. Protocol Analyzer Options	37
Figure 51. Import/Export from/to CSV format	37
Figure 52. Plot Widget	37
Figure 53. Half Period Cursor	38
Figure 54. Period Cursor	38
Figure 55. Adjustable Period Cursor for Measurement	39
Figure 56. Adjustable Period Cursor Measurement between waveforms	39
Figure 57. Moving markers with context menu	39
Figure 58. Marker Measurements	40
Figure 59. UART Terminal Tool	40
Figure 60. UART Terminal Window	40
Figure 61. Block Property Editing	41
Figure 62. FPGA Core's Properties	42
Figure 63. GPIO Properties	43
Figure 64. NVM Bits for GPIO7	44
Figure 65. NVM Bits 0011 after the property has been modified	44

Reference

For related documents and software, please visit our website:

Download our free ForgeFPGA Designer software [1] and follow the steps in this user guide. User can reference [2] for the datasheet. Use Configuration Document to understand the different modes of configuration [3]. Renesas Electronics provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Renesas IC. Please visit the <u>product page</u> to download the following :

- [1] Go Configure Software Hub, Software Download, Renesas Electronics
- [2] ForgeFPGA SLG47910 Datasheet, Renesas Electronics
- [3] SLG47910, Configuration Document, Renesas Electronics
- [4] Application Notes, ForgeFPGA Application Notes & Design Files, Renesas Electronics
- [5] ForgeFPGA Development Board User Manual, Renesas Electronics
- [6] ForgeFPGA Socket Adapter User Manual, Renesas Electronics
- [7] ForgeFPGA Evaluation Board User Manual, Renesas Electronics
- [8] ForgeFPGA Software Simulation User Manual, Renesas Electronics

1. Software Overview

Go Configure Software Hub is a product, created to design a specific device configuration. The software gives a direct access to all GreenPAK, ADCPAK and ForgeFPGA device features and complete control over the routing and configuration options.

The software contains the tools that allow you to:

- Creating FPGA Project in HDL
- Program a chip with the created design
- Read a programmed part and import its data to the software
- Simulate with external components

Getting Started:

1. Download and install Go Configure Software Hub from https://www.renesas.com/us/en/software-tool/go-configure-software-hub

	Software Tool	Part Family							
elcome	All	All	SLG4	1/910	V (Rev B	B)			Filter
			Part Number	DS	VDD (V)	VDD2 (V)	GPI GPO GPIO	AEC-Q100	Special Fea
		GreenPAK	SLG47004-AP	Contact us	2.40 to 5.50	-	1 0 7	Grade 1	2x Op Amp or 1x In-Amp; 2x Rheostat
ecent			SLG51003V	Contact us	2.80 to 5.00	1.20 to 5.00	1 0 4	20	3x LDO (1x HP 475 mA; 1x HV 500 mA; 1x LV
files		AnalogPAK	SLG47003V	Contact us	2.30 to 5.50	-	5 0 10	-	2x Op Amp; 2x Rheos
			K SLG47011V	Contact us	1.71 to 3.60	-	1 0 13	-	ADC (14-bit; SAR), DAC (12-bit), PGA 1x-64x,
	GreenPAK	1000414	SLG51000C	PDF	2.80 to 5.00	2	1 0 5		Synchronized; 7x LDO (2x HP 475 mA; 3x HV 5
	Designer	HVPAK	SLG51001C	PDF	2.80 to 5.00	-	1 0 3	-	Synchronized; 6x LDO (1x HP 475 mA; 4x HV 5
			SLG47910V (Rev AA)	Contact us	0.99 to 1.21	1.71 to 3.60	0 0 19	-	Dense Logic Array;
elop		Power GreenPAK	SLG47910V (Rev BB)	Contact us	0.99 to 1.21	1.71 to 3.60	0 0 19	-	Dense Logic Array;
			SLG51002C	PDF	2.80 to 5.00	1.20 to 5.00	1 0 5		8x LDO (3x HV 500 mA; 2x HC 500 mA;
			SLG47004V	PDF	2.40 to 5.50	2	107		2x Op Amp or 1x In-Amp; 2x Rheostat; 2x A
		AutomotivePAK	SLG47115V	PDF	2.30 to 5.50	4.50 to 26.40	1 2 7	-	1x H-/2x Half- Bridge; 2x PWM
	ForgeFPGA Workshop	ForgeFPGA	ICM SLG47105V	PDF	2.30 to 5.50	3.00 to 13.20	1 4 7	~	2x H-/4x Half- Bridge; 2x PWM;
							anne de la		
			Details						
	Tronibiliop						Details		
	Troncinop			[ontact us for Datash	eet Product page Ar	oplication notes Resource	tes Get samples Cor	ntact us]
	nononop		Package:	[0	ontact us for Datash	eet Product page Ap		tes <u>Get samples Cor</u>	atact us]
cation	Tononop		Package: QFN-24	[0	ontact us for Datash	eet Product page Ap		tes Get samples Cor	tact us]
cation			QFN-24		ontact us for Datash	eet Product page Ar		tes Get samples Cor	tact us] 🔺
ation	Toriotop		QFN-24 Supported Development • ForgeFPGA Advance	Platforms: ed Development					tactus]
cation	Tenerop		QFN-24 Supported Development	Platforms: ed Development			plication notes Resource		ttact us) 🔺
cation tes	Tenerop		QFN-24 Supported Development • ForgeFPGA Advance	Platforms: ed Development			plication notes Resource		itact us]
ication otes	Tenerop		QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide	Platforms: ed Development ion Board s a small, low pc	t Board (SLG7DVKFC	RGE) + ForgeFPGA So	plication notes Resources	24-30x30) heir circuit design by p	rogramming the One-Time Programmable
tation tes			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor	Platforms: ed Development ion Board s a small, low pc y (NVM) to confi	t Board (SLG7DVKFC ower component for igure the interconne	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	tactus j —
cation tes very			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide	Platforms: ed Development ion Board s a small, low pc y (NVM) to confi	t Board (SLG7DVKFC ower component for igure the interconne	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
cation tes			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe • Dense Logic Array:	Platforms: ed Development on Board s a small, low pc y (NVM) to confi d within a very sr	t Board (SLG7DVKFC ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
cation ites			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe. • Dense Logic Array: • Equivalent 1	Platforms: ed Development ion Board s a small, low pc y (NVM) to confi	t Board (SLG7DVKFC ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
ication otes			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe. • Dense Logic Array: • Equivalent 1 • 1.8 k DFF;	Platforms: ed Development ion Board s a small, low pc y (IVVM) to confi d within a very sr o 900 4-bit LUTs	t Board (SLG7DVKFC ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
olication notes			QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe. • Dense Logic Array: • Equivalent 1 • 1.8 k DFF;	Platforms: ed Development ion Board s a small, low pc y (INVM) to confi d within a very sr o 900 4-bit LUTs uted memory;	t Board (SLG7DVKFC ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
lication totes covery files			QFN-24 Supported Development • ForgeFPGA Advance • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe • Dense Logic Array: • Equivalent t • 1.8 k DFFs; • 5 kb distrib • 3 2 kb BRAN	Platforms: ed Development on Board s a small, low pc y (NVM) to confi d within a very sr o 900 4-bit LUTs uted memory; t;	t Board (SLG7DVKFC ower component for igure the interconne mall, low power inte	NGE) + ForgeFPGA So common FPGA applici ct logic, the IO pins, ar grated circuit. The mac	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable
plication notes covery files rasheets er guide			QFN-24 Supported Development • ForgeFPGA Advance • ForgeFPGA Evaluat Description: The SLG47910V provide (OTP) Non-Volatile Memor applications to be designe • Dense Logic Array: • Equivalent t • 1.8 k DFFs; • 5 kb distrib • 3 2 kb BRAN	Platforms: ed Development on Board s a small, low pc y (NVM) to confi d within a very sr o 900 4-bit LUTs uted memory; t;	t Board (SLG7DVKFC wwer component for gure the interconne mall, low power inte ;	NGE) + ForgeFPGA So common FPGA applici ct logic, the IO pins, ar grated circuit. The mac	plication notes Resources Resources	24-30x30) heir circuit design by p 5LG47910V. This highl	rogramming the One-Time Programmable

Figure 1. Go Configure Software Hub User Interface

Start your project from the Hub window with the following sections:

- Welcome useful info and tips for new users
- Recent files the list of the recently opened project files
- Develop the chip Part Number selection. See the Details section to learn more about the selected chip.

At the bottom of the window, you can find the New, Open, and Close buttons, which allow you to start a new project for a selected Part Number, open an existing project or close the Go Configure Software Hub. The Datasheets and User Guides buttons redirect you to the Renesas website, where you can download the corresponding files.

- Demo the list of Demo projects. You can use the specific Demo Board for project debugging
- Application Notes design examples for different purposes. An application note includes a design
 description with various Integrated Circuits (ICs) and a preconfigured circuit project, where you can make
 customized changes

- 2. Select the SLG47910 (rev BB) Part Number & open it
- 3. Specify the Project Settings like VDD, VDDIO and Temperature
- 4. Write the HDL Code in the HDL Editor Window
- 5. Test the design with the Debug Tool, using the Simulation feature or any of the supported hardware development platforms



2. Forge FPGA Workshop

The ForgeFPGA Workshop is the main window of the software. User can observe different components of the FPGA Core and the connecting special components like the Phase Locked Loop (PLL), Oscillator (OSC), BRAM, and the 19 GPIOs. The FPGA Editor can be launched from the middle button on the toolbar at the top or also from the Main Menu Tools \rightarrow FPGA Editor or by double-clicking the on the FPGA Core (grey square).




Figure 2. ForgeFPGA Workshop

2.1 FPGA Editor

The FPGA Editor is an Integrated Design Environment (IDE) tool designed to create and configure the FPGA logic. The editor allows you to create designs for Field-Programmable Gate Arrays (FPGAs) using a Hardware Description Language (HDL)*. Before you program your design onto the FPGA, the editor provides an option to simulate it first and ensure it operates correctly.

In addition, the FPGA Editor allows you to work with external designs by importing files with the created logic mapped to the components. Find the description of these and some additional features in the sections below.

2.1.1 Flowchart

A flowchart is available to provide a step-by-step guide on creating a design from start to finish. The flowchart describes all the important aspects of using the ForgeFPGA software.

FPGA Workshop User Guide




Figure 3. Toolchain Flowchart

The development software consists of the main menu, toolbar, main work area, logger panel and control panel (see Figure 4).

🚟 ForgeFPGA Workshop *	
File Edit Tools Window Options	
Save Modules Library New Custom Module	Logger Netlist Post-Synth RTL I/O Planner Floorplan Synthesis Report Resources Report Timing Analysis Macrocell Editor PLL Calculator Simulate Testbench
Resources Report	
Compile project to get resources report	
Sources	9); 10
 Source Code Source Code International main Simple_counter Ip Blocks Testbenches Simple_counter_tb External Netlists 	<pre>11 reg [3:0] r_counter_up_down; 12 reg [1:0] r_up_down_sync; 13 reg [1:0] r_rst; 14 wire w_reset; 15 16 assign o_ounter_oe = 1'b0; 17 assign o_counter_oe = 4'b1111; 18 assign o_osc_trl_en = 1'b1; 19 20 always @(posedge i_clk) begin 21 r_rst[0] <= i_nreset; 22 r_rst[1] <= ~r_rst[0]; 23 end 24 25 always @(posedge i_clk) begin 26 if (w_reset) 27 r_up_down_sync <= 2'b00; 28 else begin 29 r_up_down_sync[0] <= i_up_down; 20 r_up_down_sync[0] <= i_up_down; 31 end 32 end 33 34 always @(posedge i_clk) begin 35 if (w_reset) 36 r_counter_up_down <= 4'h0; 36 r_counter_up_down <= 4'h0; 37 if (w_reset) 38 end 39 end 30 end 30 end 30 end 31 end 32 end 33 end 34 end 34 end 35 end 36 end 36 end 36 end 36 end 36 end 37 end 38 end 39 end 39</pre>
	<pre>37 else if (~r_up_down_sync[1]) 38 r_counter_up_down <= r_counter_up_down + 4'd1; 39 else 40 r_counter_up_down <= r_counter_up_down - 4'd1; 41 end</pre>
	💭 Logger 🔥 Issues
🖺 Synthesize	
Generate Bitstream	

Figure 4. ForgeFPGA Workshop User Interface

2.1.2 Main Menu

Main Menu contains controls described below:

File

- └ Save save current project
- └ Save As save current project under another name
- Modules Library open IP Blocks Wizard
- New Custom Module add new module
- New Custom Testbench add new testbench
- ∟ Import
 - L Custom Module
 - L Custom Testbench
 - ⊢ Netlist
- ∟ Export
 - L Custom Module
 - L Custom Testbench
 - L IP Block
 - L IP Block Testbench

- Load Design Template
 - └ Simple Counter

Edit (menu works with editable tabs)

- ∟ Undo
- ∟ Redo
- ∟ Cut
- ∟ Сору
- ∟ Paste
- L Delete
- ∟ Select All
- ∟ Find

Tools

- L Run Synthesis synthesize HDL into low-level constructs.
- └ Generate Bitstream compilation and mapping low-level constructs to specific device blocks.
- ∟ Floorplan
 - Load customer PnR
- ∟ Simulation

Simulate Testbench

- L I/O Planner
 - L Clear data
 - L Import I/O Spec
 - L Export I/O Spec
 - └ Import I/O Spec from CSV
 - └ Export I/O Spec to CSV

Window

- L Netlist read-only tab with a description of the connectivity of an electronic circuit
- Post-Synth RTL (register transfer layer)
- L I/O Planner
- ∟ Floorplan
- Synthesis Report
- L Resources Report
- L Timing Analysis
- Macrocell Editor
- ∟ Logger

Options

∟ Settings

2.1.3 Toolbar

The top toolbar provides quick access to a set of tools and actions. See the description of all the available tools in the next few sections.



Figure 5. ForgeFPGA Workshop Toolbar

2.1.4 Work Area

The work area is the central white portion of the software where the user can type their desired HDL Code. The work area has a split screen option (see Figure 6) which allows the user to split the screen and view two different pages of the software next to each other. The user can choose which views appear in either of side of the split screen by selecting their choice from the drop-down menu. The user can also close the split screen when not needed.




Figure 6. Work Area

2.1.5 Logger Panel

Here you can see the generated messages that appear after you use Synthesize, Generate Bitstream and Generate Simulation procedure.

- Logger shows information messages along with warnings and errors that were recorded while processing the design.
- Issues displays the warning and error messages that are automatically generated by the software when required. Once you receive a syntax error, you can right-click on it and select 'Show in Editor' to highlight the line in your HDL code where the mistake was detected.

Logger 🛕 Issues 🕞 Normal Exit

Total runtime: 0:0:1(CPU time), 0:0:1(real time) Thank you for using FPGA P&R, press any key to exit.

Figure 7. Logger Panel

2.1.6 Control Panel

From the left control panel, you can access:

- **Resources Report** an extract from the resource usage report. It shows the part of available resources utilized by the design sources.
- **Sources** a list of all the HDL sources and external netlists you have in the current project file. Here you can find the following subcategories:
 - Custom Code
 - IP Blocks
 - Testbenches
 - External Netlists

You can customize the Sources list via context menu with the options to Add, Delete, or Rename the sources.

• Synthesize and Generate Bitstream – main controls to run toolchain on your design to produce chip configuration



🛲 ForgeFPG/	Workshop [project	t.ffpga]
File Edit	Tools Window	Options
-	%	
Save Mo	odules Library	New Custom Module
	Resources	Report
	CLBs total:	3/140
	CLB LUTs:	6/1120
	CLB FFs:	
	Input pins:	2/368
	Output pins:	7/368
	Input FFs:	
	Output FFs:	4/368
	Source	S
🔻 🗖 Pro	ject	
- 🗅 S	ource Code	
- 0	Custom Code	· · · · · · · · · · · · · · · · · · ·
	💌 main	
	🗴 simple_co	ounter
0] Ip Blocks	
- 6	Testbenches	
	✓ simple_co	ounter_tb
	xternal Netl	ists
	10	
	🖺 Synthe	size
	I Generate B	itstream

Figure 8. Control Panel

2.1.7 Settings

The user can access the settings from the *Main Menu* \rightarrow *Options* \rightarrow *Settings*. The user can change various settings for the project and change some user settings in this GUI.

- A. Project Settings
 - a. Synthesize a process where the HDL code is compiled and converts a high-level description down to lower-level description, for example logic gates.
 - *i. Flatten* Flatten design before synthesis. This option instructs the tool to fully flatten the hierarchy leaving only the top level. Cells and/or modules with the 'keep_hierarchy' attributes set will not be flattened by this command.
 - *ii.* No DSP Do not use DSPs to implement multipliers and associated logic during the synthesis procedure.
 - *iii. Keep* Create extra KEEP nets by allowing a cell to drive multiple nets while generating the EDIF netlist.
 - *iv.* Use ABC9 Use ABV9 for technology mapping. The ABC9 pass uses much newer optimizers and mapping, for a modest improvement in optimization, and a possible big improvement in LUT mapping.
 - *v.* Additional arguments Add additional arguments to the synthesis procedure.
 - *b. Generate Bitstream* this is the final step before programming the FPGA. Under this process, Yosys performs processes such as Translation & Mapping, Place & Routing and Resource Utilization calculations. A binary file is generated that contains configuration information.
 - *i. High Density IO Packing* Allows packing of input and output los into a single IO cell. Improves I/O utilization but can worsen congestion and timing.

- ii. *Clock-Concurrent Optimization (CCopt)-* Enables Clock-Concurrent Optimization to further optimize timing (must disable Ideal Clock) at the expense of potentially higher clocking power.
- iii. *Place-and-Trial-Route* Iteratively run place-and-trail-route refinement to attempt timing improvements. Iteration count is defined by the "Place-and-trail-route iteration count' option.
- *iv. Place-and-Trial-route Iteration count* Used with "Place-and-Trial-Route", sets the number of iterations for place-and-trial-route to attempt timing improvements.
- *v. Maximum Routing Iterations-* Maximum number of routing iterations before exiting with the last clean solution with the best achievable timing.
- *vi.* Additional arguments- Add additional arguments to the Generate Bitstream procedure.
- *c.* Simulation User can choose to save their dumpfile produced during simulation in two formats .vcd and. fst format. The difference between both formats is how much memory the file can handle. Users can opt for. fst format when simulating a memory heavy file as it produces a compact binary format file that offers much better performance for very large dumpfiles. It's fast to write and fast to read. VCD is a test format that is easy to read, and which is supported by a lot of different software packages.
- B. User Settings
 - a. *Messages Panel* User can choose to opt for erasing the logger each time they run a new synthesis procedure by checking the box.
 - b. Tools
 - i. *Icarus Verilog* -The path to the Icarus Verilog tool. You need to set the path to the simulation engine binary so it can be found during the simulation procedure if the system environment doesn't have the proper path set. An "Autodetect" option is available, and it will try to automatically find the path to the tool if it can.
 - ii. *GTKWave* The path to the GTKWave tool. You need to set the path to the simulation results viewer binary so it can be found after the simulation procedure if the system environment doesn't have the proper path set. An "Autodetect" option is available, and it will try to automatically find the path to the tool if it can.
 - c. Text Editor Number of spaces in tab characters that are shown for all text editors.

2.2 Writing HDL Code

The toolchain of the ForgeFPGA Workshop supports Verilog 2005 (IEEE Standard 1364-2005) and System Verilog Syntaxes.

There are a few special code attributes, that are important to keep in mind while working with the synthesis tools:

- i. (* top *) the main module of your design should be marked with this attribute so the toolchain can successfully recognize which of the modules in the design is the top one.
- ii. (* clkbuf_inhibit *) clock signals in the input list of the main module should be marked with this attribute to prevent clock buffer insertion by the synthesis tool, which may lead to the distortion of the clock signal name in the resulting netlist.
- iii. (*iopad_external_pin*) all external pins that are used in any module need to be marked with this attribute.




Figure 9. Working with Verilog example


2.3 Modules Library

The *Modules Library* is a comprehensive repository of pre-designed and pre-verified easy-to-integrate modules. This tool provides HDL code for various hardware modules, accompanied by the testbenches to check their functionality using Simulation.

To open *Modules Library*, click a corresponding button on the toolbar or reach the main menu, *File* \rightarrow *Modules Library*. Choose the module, set the required configurations, and add the name to complete the module creation.

Inside the *Modules Library* GUI, you can find the schematic and port information along with the description of the block selected. The GUI gives a detailed explanation of all the input and output pins of the block and allows you to change the parameters as desired. This gives you the flexibility to create the HDL code of the module needed and its associated testbench with just a few clicks.

Search	Module library	
 Communications 	incource instancy	
* I2C		
I2C Master		
I2C Slave	Ready modules:	
▼ 12S		
12S Master Receiver		
12S Master Transmitter	 Communications 	
12S Slave Receiver	 I2C 	
I2S Slave Transmitter PSI	- 100 M - 1	
► SPI	 I2C Master 	
▼ UART	 I2C Slave 	
UART Receiver	○ 12S	
UART Transceiver		
UART Transmitter	 I2S Master (Receiver) 	
 Mathematics 	 I2S Master (Transmitter) 	
Division		
 Memory 	 I2S Slave (Receiver) 	
Synchronous FIFO	 I2S Slave (Transmitter) 	
 Periphery 	 Parallel to Serial Interface 	
Keyboard Scanner		Ν
Servo Controller	 SPI 	45
 Seven Segment Display Controller 	SPI Master	
Smart LED Controller	SPI Slave	
 Stepper Motor Controller Signal Processing 	 SPI Slave 	
Breathing Controller	 UART 	
Frequency Detector	 UART Receiver 	
PWM	of all headings	
Ouadrature Decoder	 UART Transceiver 	
Ripple Counter	 UART Transmitter 	
Wake-Sleep Controller	Mathematics	
·		
	 Division 	






Figure 11. Module Library GUI with Parameters



The user can create multiple Module Blocks simultaneously as well. All the created Module Blocks and their respective testbenches can be seen listed under the sources tab in the *Control* Panel.

2.4 RTL Synthesis

ForgeFPGA Workshop comes with a built-in synthesis tool that takes input design and produces a Netlist out of it.

While performing synthesis, the input design is analyzed and converted into gate-level representation. To run synthesis on your design, you can press the **Synthesis** button on the bottom of the *Control* Panel or from the main menu *Tools* \rightarrow *Run Synthesis*

During the process of synthesis, the software also checks for any **Syntax errors** in the HDL code written and points out to the line in error in the *Logger Panel* section. The Synthesis process will not be completed until the code is free of any syntax errors.

User can access the Synthesis Report from the Synthesis Report button in the toolbar on top after successfully synthesising the design or from *Windows* \rightarrow *Synthesis Report.*

2.4.1 Post-Synth RTL

At the Register-Transfer Level, the design is represented by combinational data paths and registers. RTL synthesis is easy as each circuit node element in the *Netlist* is replaced with an equivalent gate--level circuit. In Post-Synthesis RTL, the synthesized inputs are taken as a netlist. It helps in providing information about the clock and other clock-related logic in the design, which enables additional I/O planning.

You can find the Post-Synth RTL report by clicking the respective toolbar button or from the main menu, *Window* \rightarrow *Post-Synth RTL*. The report contains all the connections made within the module between the LUTs, FDREs and Carry-Chain logic.




Figure 12. Post-Synth RTL

2.4.2 Netlist

The GoConfigure Software Hub generates two types of Netlists- Verilog and EDIF. The system generates a netlist file after the successful synthesis. It describes the components and connectivity of the source design and is required to perform the subsequent place-and-route procedure. You can access the netlist by clicking the toolbar Netlist button or from the main menu, *Window* \rightarrow *Netlist*.

You can also import an external netlist by selecting *File* \rightarrow *Import* \rightarrow *Netlist* from the Main Menu.

Resources Report	
CLBs total: 3/140	simple_cou ☆ I/O Planner № Netlist (edif simple counter
CLB LUTs: 6/1120	2 (edifVersion 2 0 0)
CLB FFs: 6/1120	3 (edifLevel 0)
Input pins: 2/368	4 (keywordMap (keywordLevel 0))
Output pins: 6/368	5 (comment "Generated by Yosys 0.10")
Input FFs: 2/368	6 (external LIB
Output FFs: 4/368	7 (edifLevel 0)
	<pre>8 (technology (numberDefinition))</pre>
	9 (cell GND
Sources	10 (cellType GENERIC)
Project	11 (view VIEW_NETLIST
Source Code	12 (viewType NETLIST) 13 (interface (port G (direction OUTPUT)))
👻 🗖 Custom Code	14)
simple_counter	15)
D Ip Blocks	16 (cell VCC
 Testbenches 	17 (cellType GENERIC)
simple_counter_tb	18 (view VIEW_NETLIST
External Netlists	19 (viewType NETLIST)
	20 (interface (port P (direction OUTPUT)))
	21)
	22)
:	23 (cell INV
	24 (cellType GENERIC) 25 (view VIEW_NETLIST
	26 (view View_VETLIST)
	27 (interface
	28 (port I (direction INPUT))
	29 (port O (direction OUTPUT))
	30)
	31)
	32)
	33 (cell LUT2

Figure 13. Netlist

2.5 Generating the Bitstream

To prepare your design to be sent to the device you need to perform the place-and-route procedure, that takes the elements of the synthesized netlist and maps its primitives to FPGA physical resources. You can do this once the *Netlist* files are successfully generated. Place-and-route takes the elements of the synthesized netlist and maps its primitives to FPGA physical resources. To generate bitstream data, click the *Generate Bitstream* button in the bottom left corner of *FPGA Editor* from the main menu, *Tools* \rightarrow *Generate Bitstream*.

You can check *Logger* to inspect the background steps after you click Generate Bitstream. In the background, the software automatically performs technology mapping, clustering and floor planning, placement and optimization, routing, and resource calculation. If the issue occurs in any of these steps, the bitstream generation will be incomplete, and you will see outcome on the *Logger Panel*.

The generated bitstream is saved as a hex file which, if generated correctly, can be used for debugging your design.

After bitstream generation is completed, you can see the generated info for the tools described later in this section.

2.5.1 I/O Planner

Each I/O port, available on the FPGA has a dedicated function, that can be mapped to your design using I/O *Planner* tool to generate a special configuration file, that is then used during place-and-route procedure.

The user can access the I/O Planner by click the I/O Planner button on the toolbar or from the main menu Windows \rightarrow I/O Planner.

The I/O Planner tool is represented as a table with the following columns:

- **POSITION** the coordinate of a certain device I/O port on the FPGA.
- FUNCTION dedicated function, assigned to the port.
- PORT editable column, where you can input ports from your HDL design, to connect them to the desired functionality. By double-clicking the desired port row, the user can choose from the list of all the ports defined in their HDL Code.

💌 simple_cou 🔀 🔤 Post-Synth 🔀 🎼 I/O	Planner 🔀	
Filter:	✔ Misc ✔ BRAM ✔ CLK ✔ GPIO	☑ OSC_ctrl ☑ PLL_ctrl
POSITION	FUNCTION	PORT
CLK tile[0, 0] clk_side=W Input0	OSC_CLK	i_clk
IOB tile[0, 0] coord[31, 11] Input0	FPGA_CORE_READY	i_nreset
IOB tile[0, 0] coord[0, 6] Input0	[PIN 13] GPIO0_IN	i_up_down
IOB tile[0, 0] coord[0, 7] Output0	[PIN 14] GPI01_OUT	o_counter[0]
IOB tile[0, 0] coord[0, 8] Output0	[PIN 15] GPI02_OUT	o_counter[1]
IOB tile[0, 0] coord[0, 9] Output0	[PIN 16] GPIO3_OUT	o_counter[2]
IOB tile[0, 0] coord[0, 10] Output0	[PIN 17] GPI04_OUT	o_counter[3]
IOB tile[0, 0] coord[0, 25] Output0	OSC_EN	o_osc_ctrl_en
IOB tile[0, 0] coord[0, 6] Outputl	[PIN 13] GPIO0_OE	o_up_down_oe
CLK tile[0, 0] clk_side=E Input0	DATA_AS_CLK0	
CLK tile[0, 0] clk_side=E Input1	DATA_AS_CLK1	
CLK tile[0, 0] clk_side=W Input1	PLL_CLK	
CLK tile[0, 0] clk_side=N Output0	REF_BRAM(03)_READ_CLK	
CLK tile[0, 0] clk_side=N Output1	REF_BRAM(03)_WRITE_CLK	
CLK tile[0, 0] clk_side=S Output0	REF_BRAM(47)_READ_CLK	
CLK tile[0, 0] clk_side=S Output1	REF_BRAM(47)_WRITE_CLK	
IOB tile[0, 0] coord[0, 0] Output0	BRAM4_WDATA[5]	

Figure 14. Mapping I/O Ports

To make navigation easier, I/O Planner provides several filters checkboxes, that can show/hide groups of ports according to their functionality.

The user can also clear all the data fed inside the I/O Planner by going to main menu *Tools* \rightarrow I/O Planner \rightarrow *Clear data* as well as the user can import any I/O Specifications design into the software by going to the main menu *Tools* \rightarrow I/O Planner \rightarrow Import I/O Spec.

A detailed explanation of a few important signals in the I/O Planner is mentioned in IO Planner Signals.

2.6 Floorplan

To help with the visualization of your design, the results of the place-and-route procedure are visualized on the Floorplan. Here you can check, how the primitives from the netlist were placed and interconnected, as well as how I/O ports were mapped to the internal blocks and GPIOs.




Figure 15. Place and Route Results

Launch the Floorplan window by clicking the Floorplan button on the toolbar or from the main menu *Windows* \rightarrow *Floorplan*. Use the bottom toolbar controls to take a closer look and navigate inside the tool.

Click the internal components to see its details on the block configuration info panel. Also see the components and connections color scheme by clicking the Legend Box icon at the right bottom.

D Planner 🔀 🏶 Floorplan 🔀	
	CLB
	CLB 8: Tile 0 0; CLB 4 6
	CLB: Clock 13; polarity 0; latch 0; FF_CE 0; FF_SR 1
0.8	▼ FD D: inst 19
	inst 19: \$auto\$simplemap.cc:527:simplemap_adff_sdf
	 Input nets from interconnect
ICLK ICLK	A6: net 4, timing -lps
0 7	▶ D6: net 2, timing -lps
	 Output nets to interconnect
	DQ: net 3, timing -lps
Macro block colors	 Internal networks
Core macro block (used / unused) Details	net ABCD5: net -1 -1 -1 -1
0 6 GPIO block Details	net ABCD6: net -1 -1 -1 -1
Misc external components Details	net ABCDI: net -1 -1 -1 2
	net CE: net -1
Wire colors	net CEin: net -1
External connection Details	net CEout: net -1
Block internal connection Details	net SR: net 4
Interconnect network input connection <u>Details</u>	net SRin: net -1
Interconnect network output connection Details	net SRout: net 4
Internal block colors	
Internal block (used / unused / selected) Details	

Figure 16. Place and Route Results

Users can also load an external custom PnR settings (.log file) to display their desired connections in the floorplan. To do so, the user can go to Tools \rightarrow Floorplan \rightarrow Load custom PnR.

2.7 Resources Utilization Report

After successfully performing the bitstream generation procedure, a full report of available resource usage is generated. This report shows the amount of CLBs, FFs, Pins, LUTs are being used for the synthesized design.

A summary of these resources utilized are also mentioned in the Control Panel.

User can launch the Floorplan window by clicking the **Resources** button on the toolbar or from the main menu *Windows* \rightarrow *Resources Report.*

N	
Net	list Post-Synth RTL I/O Planner Floorplan Resources Timing Analysis Macrocell Ed
. Re	esource Utilization 🔹 🔀
1	
2	
3	#### Resource Utilization Report ####
4	
5	Top level module name: counter_16bit
6	
7	Resource usage:
8	6 Logic 6-LUT CLBs
9	24 CLB LUTs utilized (up to 4 per CLB)
10	4 of which are 6-input LUTs
11	4 of which are dual 5-input LUTs
12	28 LUTs total
13	16 CLB FFs utilized (up to 4 pairs per CLB)
14	16 of which are LUT-FF combination
15	16 FFs total
16	5 I/O CLBs
17	3 Input pins
18	5 Output pins
19	1 Clock
20	Clock 0: net 39, clk, Fanout: 4 CLBs
21	need 0 DSP and 1 Logic-Memory EFLX 1K Tiles.
22	
23	HHHH Decourse Utilization Complete HHHH
24	#### Resource Utilization Complete ####
25	TILE-REO: 0 0 0 1
20	
28	### Total EFLX resources from current floorplan: ###
29	184 IOBs
30	140 Logic 6-LUT CLBs
31	40 CLBs support RAM/SR
22	

Figure 17. Resources Utilized Report

2.8 Timing Analysis

The tool is designed to extract timing and check for any timing violations associated with any internal registers. The results show whether all set-up, hold and pulse-width time is being met.

You can find the tool on the toolbar, or by clicking *Window* \rightarrow *Timing Analysis* in the main menu.

🕷 ForgeFPGA Workshop [project.ffpga]	
ile Edit Tools Window Options	
Save Modules Library New Custor	
Resources Report CLBs total: 3/140 CLB LUTs: 6/1120 CLB FFs: 6/1120 Input pins: 2/368 Output pins: 7/368 Input FFs: 2/368 Output pirs: 7/368	Timing An Thing Summary POST-ROUTE POST-ROUTE
Sources Project Source Code	6 Group No. Clocks No. Clock Pairs WNS(ps) TNS(ps) TNS Endpoints 7
 Custom Code main simple_counter Ip Blocks Testbenches simple_counter_tb 	10 11 12 13 14 14 15 15 15 16 10 10 10 10 10 10 10 10 10 10
🖿 External Netlists	10 Clock Clock Group Constrained Period(ps) waveform(ps) Achievable Period(ps) Achievable Period(ps) 17

Figure 18. Timing Analysis

Note: The Timing Analysis feature is currently under development.

2.9 PLL Calculator

User can use the PLL Calculator to calculate which PLL_CLK frequencies are compatible with the SLG47910 Specifications. The PLL Calculator uses the below equation to calculate the value of PLL_CLK

$$PLL_CLK = \frac{f_{reference_clock} \times PLL_FBDIV}{PLL_REFDIV \times PLL_POSTDIV1 \times PLL_POSTDIV2}$$

The accepted value for each parameter is specified in parenthesis. If the user inputs a value which is outside the accepted range, then the resulting value changes to red color indicating error (see Figure 19).

💌 main 🔀 😽 I/O Planner 🔀 🐱 Macrocell Edi 🔀 🕕 Timing Analy 🗶 💌	pli 🕅 😨 Floorplan 🕅 🖥 PLL Calculator 🕅	
FREF 100.00 MHz \$		
	FPFD = FREF / REFDIV (supported range: 5 MHz - FVCO/16)	
REFDIV 9		1.11 MHz
	FVCO = FPFD * FBDIV (supported range: 500 MHz - 2000 MHz)	
	rru - rru ' rbuit (supporteu rairge: sou winz - zuou winz)	
FBDIV 43 🗘	→ 47	77.78 MHz
	(supported range: 1 - 7)	
POSTDIV1 3		
	(supported range: 1 - 7)	
POSTDIV2 4	O	
	FOUT = (FREF * FBDIV) / (REFDIV * POSTDIV1 * POSTDIV2)	
FOUT 39.81 MHz	6	

Figure 19. PLL Calculator

User can take aid of this calculator in determining the values suitable for their design and then insert them in the HDL Code.

2.10 Build Folder

As soon as we perform the procedures (synthesis, or both synthesis and bitstream generation), the software creates a folder containing the generated files. This is what we call a build folder, and its name format is

build_projectFileName (where the second part is the name of your project file). The build folder appears in the project file destination folder.

The list of generated files depends on the performed procedures. Below, you can see the description of the most important files present in the build folder:

- **FPGA_bitstream_AXI.log** Contains the generated bitstream that represents your project's logic. This file is used while interacting with the development hardware upon performing the chip/flash procedures.
- **io_spec_in.txt** Lists the I/O ports specification added in the I/O Planner, which is created right upon clicking Generate Bitstream.
- **PNR_IO.log** I/O ports mapping file generated after successful bitstream generation procedure.
- **Netlist.edif** The result of Yosys data processing, describing the components and connectivity within the source design. You can also import an external netlist from another software/synthesis tool.
- **PNR_PACK_PLACE.log** Source data for building a floorplan.
- **Post_synth_results.v** Yosys output data in the Verilog code format
- **Resource-utilization-report.log** Information about the resources amount required for your design.
- Simulation Folder containing simulation results and temporary files.

2.11 Simulation

The most crucial step in successfully implementing any system is to verify the design and its functionality in response to different inputs without the need for physical hardware. Verifying a complex system after implementing the hardware is not a wise choice. It is ineffective in terms of money, time, and resources. Hence, in the case of FPGA, a testbench is used to test the HDL source code.

The FPGA Editor works in correspondence with 3rd party software for simulating the testbench, called Icarus Verilog, and for verifying the functionality of the design by viewing simulation results we use GTKWave. Please refer to the ForgeFPGA Simulation User Guide [7] for the installation process of the additional software.

2.11.1 Writing a Testbench

To work with the Simulation, you should have a testbench module for the FPGA design. You can add a testbench from the Modules Library or open a module from the main menu by going to *File* \rightarrow *New Custom Testbench* and save the name of the module *modulename_tb*. The system recognizes any module as a testbench only if it's saved as modulename_tb.

🚟 ForgeFPGA Workshop [test_project.ffpga] — 🗆 🗡						
File Edit Tools Window Options						
Save Modules Library New	Custom Module Logger Netlist Post-Synth RTL	>>				
Resources Report						
	💌 main 🖂 🝀 I/O Pla 🛛 💌 test_tb 🛛					
	1 // Custom testbench					
	2					
<u>Compile project to get</u>	3 `timescale 1ns / 1ps					
<u>resources</u> report	4					
	5 module test_tb;					
	6					
	7 initial begin 8					
Sources	<pre>9 \$dumpfile ("test_tb.vcd");</pre>					
Project	10 \$dumpvars (0, test_tb);					
Source Code	11					
- 🗅 Custom Code	12 end					
≥ main	13					
🗅 Ip Blocks	14 endmodule					
- 🗅 Testbenches	15					
✓ test_tb						
🗅 External Netlists						

Figure 20. Custom Testbench example

To make things easy, the software opens the testbench module with a few lines of code to act as a guideline for writing the testbench. Please refer to [7] for details on how to write a testbench.




Figure 21. 4-bit LUT Testbench example from Modules Library



2.11.2 Simulating a Testbench

After the user is satisfied with the written testbench, click the Simulate Testbench button on the toolbar to launch lcarus Verilog and the GTKWave software, or from the main menu go to *Tools* \rightarrow *Simulation* \rightarrow *Simulate Testbench*. The simulation stage is handled by lcarus Verilog in the background, while the GTKWave shows a visual representation. If the written testbench is correct and doesn't have any syntax errors, then the GTKWave software will launch automatically, or else check the Logger for any syntax related issues in the written testbench and make necessary changes.

2.12 Macrocell Editor

Macrocell mode is a tool that allows the user to create the desired circuit in a schematic view. To launch Macrocell mode, the user can click the *Macrocell Editor button* on the toolbar, or the user can go to the main menu *Window* \rightarrow *Macrocell Editor*.






Figure 22. Macrocell Editor

The Macrocell Editor has two parts; the green screen is where the schematic of the circuit is designed by using the components on the right side of the screen which is a library of the all the Sequential & Combinational Components. The user can simply drag and drop the desired component from the library on to the Green Screen to complete the circuit. Two components can be joined by clicking the two associated ports.

The user can also change the name of the input and output pins by modifying the label below it (see Figure 23) or from the properties section on







3. Debug

The design is now ready to be tested out on the development board. The generated bitstream is automatically sent to the device which is ready to be programmed further. The user needs to now switch to the main screen of the ForgeFPGA Software.

The Debug button in the toolbar starts the *Debug Tool* in the ForgeFPGA Workshop window. The Debug tool enables electronic circuit emulation and chip programming, which uses a specific hardware platform to replicate the behavior of the chip components in the design. Before starting the emulation process, test point (TP) controls need to be added to configure the emulation process. The Test Point controls allow the user to configure the GPIOs in different options.

3.1 Hardware Platforms

After the Debug button is pressed, the Development Platform Selector and the two hardware options will be displayed (Figure 24). Select the ForgeFPGA Development Platform option.




Figure 24. Development Platform Selector

3.1.1 ForgeFPGA Advanced Development Board

The ForgeFPGA Advanced Development Board is a multi-functional tool that allows you to develop FPGA designs by providing onboard power source, digital signal generation and logic analysis capabilities. The platform can connect additional external boards called socket adapters. The function of the socket adapter board is to implement an electrical connection between the pins of the chip under test and the FPGA Development Board. To implement this, the platform has a Dual PCIe connector.




Figure 25. Development Platform Selector

Also, you can use the board as an independent unit. The chip can be powered through the EXT

PWR connector and signals can be read through the through-hole 12-pin connectors(PMOD connectors).



Figure 26. Assembled equipment for working with a chip in the socket.

To start working with the FPGA device, connect the development board to the computer via a USB Type-C cable and connect the power supply. If all the connections are correct, then the red LED(PWR) and blue LED (STS) light up. For more information on the Development Board and the Socket Adaptor please refer to [5][6].

3.1.2 ForgeFPGA Evaluation Board

ForgeFPGA Evaluation Board is a compact, easy-to-use, USB powered hardware tool. There are two versions of this platform (version 2.0 and 1.0).

ForgeFPGA Evaluation Board v2.0 provides the SLG47910 IC with hardware support for design emulation, programming, internal UART terminal options, and real-time testing. The platform mainly consists of the following blocks: programmer, socket, GPIO external connectors, and PMOD connectors. This board uses a USB Type-C connector for communications and power supply.




Figure 27. ForgeFPGA Evaluation Board v2.0

The ForgeFPGA Evaluation Board v1.0 is a simplified version of the platform and therefore, has limited functionality. Since the socket is absent, the SLG47910 is soldered directly on the board. The platform provides emulation possibilities along with access to the UART terminal.

For more information on the Evaluation Board, please refer to [7].




Figure 28. ForgeFPGA Evaluation Board v1.0

3.2 Platform Configuration Guide

Under the Debug tab on the main menu, the Recommended Platform Configuration guide contains information about suitable sockets, adapters, and boards for different devices. The guide is accessed by clicking on the platform's name in the Debugging controls panel (see Figure 29).




Figure 29. Platform Configuration Guide

	Debugging Cont	rols		
ForgeFPGA De Platform	1	c	hange platform	
		Imp	ort configuration	
Emulation	Test Mode	Ţ.	Read	
Endation	Test mode		Program	
E	xternal Flash con	trols		
Read			Program	
	Generators contr	ols		
Start	Pause		Stop	
	TP Map			
SLG47910C/V (0x0), D				

Figure 30. Debugging Controls

Now let's review the different parts of the Debugging Controls (Figure 30).

- a. Change platform Select type of hardware platform with supported features.
- b. **Import configuration** Import's the configuration of test points from another platforms.
- c. **Emulation** The current project will be loaded to the chip (but not programmed) when the control is active and will be ready for test on the hardware board.

- d. Test Mode Test mode is used for connecting or disconnecting the chip's I/O pads to Test Point controls, configured by the user. Also, a user can check the programmed device using the test mode without emulation. To do this, turn on Test Mode and the internal VDD button. Test mode can work without power on the chip. The user will control the power manually. Another feature of the Test Mode is that it can test with the conditions from Flash Memory.
- e. Test Mode (*) Load data from flash to the device.
- f. Read Read the device using the hardware board or from the flash memory.
- g. **Program** Program the device with the current project. As the SLG47910 is OTP, it can be programmed only once.
- h. **External Flash Controls** TData can also be read from External Flash. The read data can be accessed from the Project Data window after the data has been read. The current bitstream can also be loaded onto the external flash by pressing the Program button under this category.
- i. **Generator Controls** During emulation, you can start all the test points together, or pause them or even Stop them from running altogether.
- j. TP Map The Test Points of each pin will be shown next to their respective pin (Figure 31).
- k. PN (Part number and Versions) SLG47910 C/V (0x0), DB HW-FW: 1.2-0.3 After the Development board with the chip in the Socket Adapter Board has been connected, we can see the PN (Part Number) SLG47910 being displayed at the bottom of the Debugging Controls Dialog Box (Figure 30). The Debugging Control Window also indicates the Development Boards (DB) Hardware (HW) and Firmware (FW) version.




Figure 31. TP Map

3.3 Debug Tools

The *Debug Tool* controls are used to configure input signals on the inputs of external devices. There are many ways in which we can manage the device input signals.

Use the context menu on GPIOs with a right click to see the connectivity options (Figure 32).




Figure 32. Debug Tool

NC (not connected)



Figure 33. NC (not connected)



GND

Figure 34. Set to VDD

GPIO8



Figure 35. Set to GND

3.3.1 Configuration Button:

The Configuration Button has three functions. The user can configure the button to establish the connection as VDD, GND or Hi-Z. If the user wants the GPIO to be a fixed connection to VDD, then the LATCH option should be selected. The LATCH option will make sure that the GPIO is connected to a particular signal (VDD/GND/Hi-Z). This will enable the button to be LATCHED to VDD unless it is changed. (See Figure 36, Figure 37, Figure 38)

The default connection option is VDD/GND, but it can be changed to Hi-Z by selecting Hi-Z option from the Upper Connection or the Lower Connection option as needed from the context menu. In Figure 37, you can see that the Upper Connection "U" corresponds to Hi-Z, and the Bottom Connection "B" corresponds to GND.

If the configuration is set as UNLATCHED and the default connection is set as Upper Connection "U" which equals to Hi-Z and the Bottom Connection "B" to GND, whenever the button is pressed, there will be toggle in the waveform between Hi-Z and GND at that very moment with the default waveform being at Hi-Z (see Figure 37).



Figure 36. Latched Button with Upper Connection as VDD



Figure 37. Unlatched Button with Upper Connection as Hi-Z




Figure 38. Context menu options for Configurable Button

3.3.2 Synchronous Logic Generator

Right click on the NC of the desired GPIO and from the context menu select the Synchronous Logic Generator option. The synchronous Logic Generator is used for generating the logic pulses and waveforms for each GPIOs. The 'Edit' Button allows the configuration of the signal (see Figure 10).



Figure 39. Synchronous Logic Generator




Figure 40. Signal Wizard for Synchronous Logic Generator

Below are the different features in the Signal Wizard for Synchronous Logic Generator (Figure 40).

- i. **Used Points:** Amounts of points which are already used by patterns on all channels. Point indicates a moment when generator changes a state on at least on channel.
- ii. Used Bandwidth: Percentage of used resources needed to successfully execute generator's pattern.
- iii. **Pattern:** 0 = low, 1 = high level. We can set the pattern of pulse levels.
- iv. Repeat: One Shot / Cyclic / Custom.
- v. T / levels: it sets the duration of each pulse.
- vi. Insert: To insert pulse before selected position.
- vii. **Remove:** remove pulse from the selected position.
- viii. Invert: to invert the pattern from (For ex. '1010' to '0101').
- ix. Level Count: to insert the total number of pulses to be generated.

3.3.3 Parametric Generator

The parametric Generator generates logic pulses that follow different protocol sequences. It can be selected from the context menu of all GPIOs.

In the signal Wizard, a special editor shows the sequence of commands. Actions available in the command editor:

- Add or remove commands by clicking + or –
- Change command parameters

- Change the order of commands by dragging the commands to another position

Used points: (7)			m	0%		
Used bandwidth: (2)			0%			
11111	١.	1	PWM	•		-
			UART tra	insmitter 👻	+	-
			Clock	-	+	-
		4	Raw	•		-
<mark>∦ ▶ 4</mark> Raw		Raw	•	-	-	

Figure 41. Parametric Generator Command Editor

The list of available commands:

- PWM (Pulse Width Modulation) the PWM command editor has three input fields:
 - Period a united duration of high and low states per repeat
 - Duty cycle the percentage of the total duration in the high state
 - Repeats pattern repeat count

* 1	PWM			-
	Period:	100us	4	
	Freq:	10kHz		
	Duty Cycle:	60%	4	
	Repeats:	2	4	

Figure 42. PWM Command Editor

- Clock the command generates a signal oscillating between a high and a low state. The editor has two input fields:
 - Period the united duration of high and low states per repeat
 - Repeats pattern repeat count

1	Clock	- +
	Period:	100us 🗘
	Freq:	10kHz
	Repeats:	1

Figure 43. Clock Command Editor

- UART Transmitter generates signal according to the UART standard:
 - Baud rate signal's frequency
 - Data frame number of bits allocated for user input
 - Data user input in hex format. In case the data frame is lower than the bits required to represent data, more significant bits are ignored
 - Parity bit create parity bit for error detection
 - Stop bit size duration of the stop bit
 - Bit order serial data transfer format

11111	•	1	UART transmit	ter 🔻 🗣 💻
			Baud rate:	9600 👻
			Data frame:	8 🔹
			Data: 🙆	0
			Parity bit:	✓
			Stop bit size:	1 •
			Bit order:	MSB 💌

Figure 44. Clock Command Editor

Raw – this parent works as a typical Logic Generator

3.4 Logic Analyzer

The ForgeFPGA Workshop has a built-in Logic Analyzer which can be used to observe the waveforms during testing. The *Logic Analyzer* tool allows you to capture multiple signals from a digital circuit. It has advanced triggering capabilities and a protocol decoder that helps to see the timing relationship between multiple signals and decode them.




Figure 45. Logic Analyzer

The characteristics of the Logic Analyzer are the following:

- Frequency range 500 Hz to 200 MHz
- Buffer Size 16384 samples
- SPI, I²C and UART protocol support

3.4.1 Operational Controls

- Start Launch the Logic Analyzer. The Start button becomes active after Emulation or Test Mode is started.
- Sampling rate Drop down selector for the signal sampling frequency.

3.4.2 Mode

There are three operating modes:

- Auto mode Trigger events are ignored. The signal on the pins is shown as a continuous waveform .
- Single shot Refreshes the waveform pattern one time when a trigger event is detected.
- Normal mode Refreshes the waveform pattern each time when a trigger condition is met.

3.4.3 Triggers

Set time parameters to choose the trigger time position or a specific sample number.

Trigger			×
Time before trigger:	81.92ms	Samples:	8192 🗘
Time after trigger:	81.92ms	Samples:	8192 🗘
Trigger type: Inter	nal		•
Trigger mode: Or			-
GPIO0 (TP9)	▼ Risin	g edge 🔻	+ -

Figure 46. Trigger Parameters

You can also change the trigger type:

- Hardware button the trigger is activated by pressing a physical button on the board
- Internal the trigger is activated when the trigger condition, which is set in the trigger list is met

You can set the trigger mode for the internal trigger with the following:

- Or any of the trigger conditions added to the trigger list are met
- And all trigger conditions added to the trigger list are met

An internal trigger must have the following settings specified:

- Channel assign the trigger to the specified channel
- Condition rising edge, falling edge, both edges, and high and low state

Note: set proper trigger conditions for successful sampling (e.g. Rising edge and Falling edge together with the And trigger mode may result in improper trigger work).

11111	GPIO0 (TP9) 👻	Low level 👻	+	-
	GPIO1 (TP10) 🔹	High level 👻	+	-
	GPIO2 (TP11) 🔹	Falling edge 🛛 🔻	•	-

Figure 47. Trigger Conditions

3.4.4 Debugging Controls

The Debugging Control panel is responsible for Emulation, Test Mode, and Generator control functionality.

You can show or hide the channels in the View options panel.

View options 🗵				
GPIO0 (TP9)	GPIO1 (TP10)	GPIO2 (TP11)		
GPIO3 (TP12)	GPIO4 (TP13)	GPIO5 (TP14)		
GPIO6 (TP15)	GPIO7 (TP27)	GPIO8 (TP28)		
GPIO9 (TP29)	GPIO10 (TP30)	GPIO11 (TP31)		
GPIO12 (TP32)	GPIO13 (TP33)	GPIO14 (TP34)		
GPIO15 (TP35)	EN (TP39)			
Show all		Hide all		

Figure 48. View Options

3.4.5 Presets

You can store your Logic Analyzer configurations in presets and restore a previous configuration when needed.

New Preset - Create a new preset for the current Logic Analyzer configuration

- Load load a selected preset configuration
- Overwrite overwrite preset with the current Logic Analyzer configuration
- Delete Preset remove the selected preset
- Default load the default preset of the Logic Analyzer window
- Autosave [time] the modified preset is saved each time the Logic Analyzer window, the Debug tool, or ForgeFPGA workshop is closed.

3.4.6 Protocol Analyzer

The Protocol Analyzer allows you to decode data according to a protocol.




Figure 49. Protocol Analyzer Decode Options

To analyze captured data, click the + button and select one of the protocols.

Protoc	Protocol Analyzer				
.	[UART] Add name he	re 🗣			
	RX or TX:	GPIO0	-		
	Baud rate:	9600	-		
	Data frame:	8	\$		
	Parity bit:	None	-		
	Stop bit size:	1	-		
	Bit order:	LSB	-		

Figure 50. Protocol Analyzer Options

Then, choose a channel for analysis and modify the protocol settings if necessary. The decoded data will be displayed above the corresponding plot.

3.4.7 Import/Export

You can save/import the waveform data in CSV format. These options are grouped under the File Menu on the top toolbar.




Figure 51. Import/Export from/to CSV format

3.4.8 Plot Widget

The plot widget displays the waveforms in the Logic Analyzer window. You can change the way a plot is shown from the plot context menu. Right-click on a plot area to add a marker, show or hide the time scale, change the plot height, and select the cursor width.




Figure 52. Plot Widget



You may do the following actions with the plot area:

- Move left/right by left click + drag left/right
- Scroll up/down by mouse wheel up/down
- Zoom in/out by CTRL + mouse wheel up/down
- Quick zoom in/out with the middle mouse button click + drag up/down
- Reorder waveforms by Drag and Drop

3.4.9 Cursors

A cursor is a measurement tool for calculating waveform data between the edge of one or more plots. To see the cursor, hover the mouse over a measured section of a waveform.

A Half Period cursor measures the distance between the two nearest edges at a hovered section of a waveform.



Figure 53. Half Period Cursor

A Period cursor measures the width of the hovered half period, the duration of a full period, and calculates the frequency and what fraction of the full period the hovered area of the period is, which is the Duty Cycle.




Figure 54. Period Cursor

To change the cursor width, open the context menu and select either the Period or Half Period option.

To measure data at a distance that exceeds one period, left click the edge you want to measure from and hover over the edge you want to measure to. This will give you the total duration of the measured section, the calculated average frequency, and the quantity of rising and falling edges well as their sum.




Figure 55. Adjustable Period Cursor for Measurement

You can also measure the width between the edges on the distinct waveforms.




Figure 56. Adjustable Period Cursor Measurement between waveforms

3.4.10 Markers

You can do the following actions with markers:

- Add a new marker with a CTRL + left click on the markers panel
- Set a new marker from the plot's context menu
- Remove the marker with a CTRL + right-click on the marker head
- Move the marker by a left-click + drag the mouse cursor




Figure 57. Moving markers with context menu

- Move from the context menu by a left-click on the marker's head
- Select the marker by clicking on the marker head, the selected marker has a white line on top
- Move the selected marker to the closest visible left/right line by CTRL + LEFT/RIGHT arrow key
- Move the selected marker left/right by one sample with CTRL + SHIFT + LEFT/RIGHT arrow key

3.4.10.1 Marker Measurements

- Measurements Period and frequency. The frequency value is rounded to four decimals.
- Additional measurements counts the rising edges, falling edges, and all edges in the period between the markers

To calculate all measurements between two markers, select the markers and a channel in combination boxes.

Measur	emen	ts					×
т	*	1	*			160ms/6.25Hz	٠
GPI	00		-	52	l2	I4	-

Figure 58. Marker Measurements

3.4.11 UART Terminal

The UART Terminal is a console tool used for serial communication between the board and an external device. While developing a project, the UART terminal helps to *read* and *write* via the UART protocol. This UART terminal is available only on the ForgeFPGA Evaluation Board.

To start working with the terminal, ensure that the Evaluation Board platform is selected. Open the UART Terminal tool on the top toolbar.

🗰 [SLG47910V (F	Rev BB)] - Foi	rgeFPGA Wo	orkshop
File Edit View	Tools Opt	tions Help	
Rule Checker	FPGA Editor	Debug	Comparison
UART Terminal			
Figure	59. UART ⁻	Terminal	ΤοοΙ
UART Terminal			×
	UART Tern	ninal	
4800 baud 🔻	None parity	▼ CR	•
1f			Send
1f 3a 42 0 12 f4 a2			
New line ASCII -	· <u> </u>		Clear output

Figure 60. UART Terminal Window

- **Baud rate** Selects the baud rate from the list for read and write operations.
- Parity control Selects whether and how the parity control bit is used.
- Line ending Selects which character is used as a new line character. No line ending, new line (NL), Carriage Return (CR), or both New Line & Carriage Return. This option is available in ASCII mode only.
- New line Add a new line after each byte sent if set; otherwise, send the entire message at once.
- Data format Selects the data format: ASCII or Hex. For Hex, the input case is independent and numbers are separated by a space.

The input field supports copy/paste operations. The output field only supports copying of the received data.

4. Block Properties

The GoConfigure software's ForgeFPGA Workshop displays the FPGA core and its connections to the different blocks on the board such as Oscillator, PLL, BRAM, and GPIO. Each of these blocks have a set of properties that can be set by selecting the appropriate options for each parameter. To see the Properties of each block, click on the Properties tab from the top toolbar. This will open the properties section on the left side of the window. You can read more about each property for each block by clicking the info button **1**.




Figure 61. Block Property Editing

4.1 FPGA Core

You can view the properties of the FPGA core by simply clicking on the block in the main view. The FPGA Core is the main block that is connected to all the GPIOs, OSC, and the PLL. All connections go though this block, so the properties of FPGA Core affect the other blocks as well.

Depending on the design requirement, the user can select the different properties of different parameters from its respective dropdown option. The parameters are:

- a. Wait for stable OSC/PLL:
 - **Disable:** system will not wait for a stable OSC/PLL clock during the transition from Configuration/Retention mode to Functional mode
 - **Enable:** system will wait for a stable OSC/PLL clock during the transition from Configuration/Retention mode to Functional mode
- b. Loopback clk1 enabled synchronously:
 - **Disable:** loopback clk1 is enabled/disabled asynchronously
 - Enable: loopback clk1 is enabled/disabled synchronously depending on DATA_AS_CLK1
- c. Loopback clk0 enabled synchronously:
 - Disable: loopback clk0 is enabled/disabled asynchronously
 - Enable: loopback clk0 is enabled/disabled synchronously depending on DATA_AS_CLK0

- d. Enter Retention mode with:
 - EN_PAD: Use EN_PAD to enter into Retention mode
 - **IOB:** Use INT_FPGA_SLEEP to enter into Retention mode
- e. Reset system with:
 - **PWR_PAD:** Use PWR_PAD to reset the system
 - IOB: Use INT_FPGA_RESET to reset the system
- f. Use a 5 µs delay to start BRAM retention:
 - Enable: 5 µs delay will be used to start the RAM Retention sequence and block global clocks
 - Disable: 5 µs delay will not be used to start the BRAM Retention sequence and block global clocks

Properties		×					
FP	FPGA Core						
Wait for stable OSC/PLL: Loopback clk1	Disable						
enabled	Disable						
synchronously: Loopback clk0							
enabled	Disable •						
synchronously: Enter retention mode with:	EN PAD -						
Reset system with:	PWR PAD •						
Use 5us delay to start BRAM retention:	Enable						
	Apply						

Figure 62. FPGA Core's Properties

4.2 Phase Locked Loop (PLL)

The SLG47910 has one PLL on board which sources its reference clock either from GPIO2 externally or by the 50 MHz OSC. Under the properties tab of the PLL, there is a parameter which can enable the clock to operate asynchronously or synchronously.

4.3 Oscillator (OSC)

A high frequency 50 MHz oscillator on-board is used as a clock to the SLG47910. Under the properties tab for the OSC, there is a parameter which either enables the OSC to operate asynchronously or synchronously.

4.4 Block Read Access Memory (BRAM)

We have eight 4K BRAMs available in the SLG47910 with four BRAMs each placed on the top (North) and the bottom (South) of the FPGA Core. The BRAM has three parameters under its property tab:

- a. Memory Retention
 - Enable Enable the memory retention
 - Disable Disable the feature for the BRAM to retain the memory
- b. North BRAM Enable

- Enable User needs to Enable this bit when using the memory from BRAM [0:3]
- Disable User needs to enable this bit when using the memory from BRAM [4:7]
- c. South BRAM Enable
 - Enable User needs to Enable this bit when using the memory from BRAM [4:7]
 - Disable User needs to Enable this bit when using the memory from BRAM [0:3]

4.5 EN (nSLEEP) & PWR (nRST)

The EN pin is used to enter the FPGA Core into retention state and is active high.

The PWR pin is used to reset the FPGA Core and is active low. All GPIOs are in a Hi-Z state when PWR = 0.

4.6 General Purpose Input Output Pin

The SLG47910 contains 24 pins. Of these, 19 are digital GPIOs. The remaining pins are VDD, VDDIO, GND, as well as input only pins for EN and PWR.

The Following Configuration options are available for each GPIO pin:

- Input
- Output, 1x Drive Push-pull
- Output, 2x Drive Push-pull
- Output, 1x Drive Open-drain
- Output, 2x Drive Open-drain

All Input & Output options may additionally include the 41 k Ω or 21 k Ω Pull-up option.

Properties		×					
GPIO6 (PIN 19)							
I/O selection:	Digital input/outpu	r					
Input mode:	Digital in without S						
Output mode:	1x push pull	-					
Resistor:	Pull Up	-					
Resistor value:	41K	-					

Figure 63. GPIO Properties

User can set their desired configuration from the property section for each GPIO separately. Similarly, the value for VDD and VDDIO can also be set from under the Property tab.

5. NVM Viewer

In the ForgeFPGA Workshop the user can view all bits that correspond to each function in the NVM Viewer. 1s and 0s in the NVM Viewer display if a particular function is enabled or disabled.

The NVM Viewer can be viewed by clicking on the appropriate button on the toolbar. The NVM Viewer is divided into byte size addresses. In total the bits range from 0 to 479.

When a block property is changed as shown in section 5, the corresponding bit to that parameter changes and it is represented by a change of color.

NVM b	oits viev	v																	
(Value	- HEX:	0x22, C	DEC: 34)			Addres	s - 0x2() (Value	- HEX:	0x22, C)EC: 34)		Address - 0x1F (Value - HEX: 0x22, DEC: 5						DEC: 3
268	267	266	265	264	263	262	261	260	259	258	257	256	255	254	253	252	251	250	24
0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
•																L L	5	(0)01.00	
Proper	ties					×											GPIO7	(PIN 20) FPG
		GPIO	7 (PIN	20)															
I/O s	electio	n:	Digita	l input/	'outpu	•		GPI07		oso									
Input	t mode	:	Digita	l in with	nout S	-		GPIO7											
Outp	ut moo	de:	1x pus	sh pull		•		GPIO5											
Resis	tor:		Pull U	р		•													
Resis	tor val	ue:	41K			•				PLL									
0	5		9	Ар	ply					•									FPGA (
							0-	GPIO4											

Figure 64. NVM Bits for GPIO7

If the resistor value is changed from 41K to 21K, this results in the change of bits for GPIO7 from 0010 to 0011 (see Figure 65)

NVM b	oits viev	v																	
(Value	- HEX:	0x22, C	DEC: 34)			Addres	s - 0x20) (Value	- HEX:	0x22, C	EC: 34)			Addres	ss - 0x1	F (Value	- HEX:	0x32, C	DEC: 50)
268	267	266	265	264	263	262	261	260	259	258	257	256	255	254	253	252	251	250	249
0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1
•																<u></u>			
Proper	ties					×										GPIO7	' (PIN 2	0)	FPGA
		GPIO	7 (PIN	20)															in un
I/O s	electio	n:	Digita	l input/	/outpu	•		_		OSC									
Input	t mode	:	Digita	l in wit	hout S	•		GPIO7		GPIO									
Outp	ut moo	le:	1x pu	sh pull		•		GPI05											
Resis	tor:		Pull U	р		•													
Resis	tor val	ue:	21K			•				PLL									
0	5		9	Ap	ply					•									FPGA Core

Figure 65. NVM Bits 0011 after the property has been modified

User can hover over any bit in the NVM to check which functionality is represented by those bits. A detailed representation of each bit in NVM can be found in the Appendix of the SLG47910's Datasheet.

6. IO Planner Signals

Below are few signals that are mentioned in the IO Planner section of the software. The Table below explains the functions of a few signals.

Signal Name	Direction	Function
OSC_READY	Input (to the FPGA Core)	Indicates that Oscillator output frequency is stable; gates OSC_CLK while OSC_READY=0
FPGA_CORE_READY	Input	Signal that indicates when FPGA Core has been configured. Goes HIGH before entering Functional Mode; doesn't go LOW in Retention (Sleep) Mode; goes LOW during transition into Reset Mode. Can be used as reset or enable signal for user logic
FUNC_MODE	Input	Signal that indicates that the device is in Functional Mode. When it goes high - user clocks are ungated available for FPGA Core; when it goes LOW - clocks gating is initiated. Signal goes LOW when exiting from Functional Mode and transits to Retention (Sleep) or Reset Mode. This signal can be used as reset or enable signal if logic requires to be reset when not in Functional Mode or to be enabled only when in Functional mode
INT_FPGA_SLEEP	Output (from the FPGA Core)	Internal Sleep start signal - initiates transition to Retention (Sleep) mode from IOB (requires Reg [215] to be set)
INT_FPGA_RESET	Output	Internal Reset start signal - initiates transition to Reset mode from IOB (requires Reg [216] to be set)
REF_LOGIC_AS_CLK0	Output	Logic as Clock 0 Reference signal - output signal that is looped through LaC circuit and returned to core as clock
REF_LOGIC_AS_CLK1	Output	Logic as Clock 1 Reference signal - output signal that is looped through LaC circuit and returned to core as clock
LOGIC_AS_CLK0_EN	Output	Logic as Clock 0 Enable (active HIGH)
LOGIC_AS_CLK1_EN	Output	Logic as Clock 1 Enable (active HIGH)
LOGIC_AS_CLK0	Input	Logic as Clock 0
LOGIC_AS_CLK1	Input	Logic as Clock 1
REF_BRAM (03)_READ_CLK	Output	BRAM Slices 03 Read Clock
REF_BRAM (03)_WRITE_CLK	Output	BRAM Slices 03 Write Clock
REF_BRAM (47)_READ_CLK	Output	BRAM Slices 47 Read Clock
REF_BRAM (47)_WRITE_CLK	Output	BRAM Slices 47 Write Clock
GPIOX_OUT	Output	GPIOX Output value
GPIOX_OE	Output	GPIOX Output Enable (active HIGH)
GPIOX_IN	Input	GPIOX Input value

7. Revision History

Revision	Date	Description
1.00	May 20, 2024	Initial release.

A. Appendix: Warnings

Below is a list of warnings & its respective meaning that the Yosys displays in the Logger section of the software after Synthesis and Generate Bitstream Process

1. The network is combinational (run "fraig" or "fraig_sweep").

>> This is an error generated when handling a purely combinational input. It is produced by the optimization tool and can be simply ignored.

2. Bit <N> of cell port <port> driven by <D> will be left unconnected in EDIF output.

>> Port is driven by an undefined value. Connect the port to a proper driver.

3. Exporting x-bit on <N> as zero bit.

>>A port is in an undefined state. Make sure it is driven by a proper signal.

4. Cell <M> is an unmapped internal cell of type <T>.

>>After synthesis you are left with unmapped cells, make sure you use valid synthesizable Verilog.

5. Drivers conflicting with a constant <N> driver: <K>

>> A port was driven by both a constant value and a signal. Please correct your code.

6. Multiple conflicting drivers for <N>: <K>

>>Several wires were defined to drive a port. Please correct your code.

7. Wire <N> is used but has no driver.

>>No driver was assigned to a wire.

8. Wire <N> has 'init' attribute and is not driven by an FF cell.

>>A wire is set to be initialized to a certain value but is not driven by an FF.

9. I/O pin name not found! <N>

>> A port name was specified in the I/O Planner, but the match for it wasn't found in the synthesized netlist. Please make sure the names of the ports in the I/O Planner correspond to your design.

10. Input IOB port specification differs from the resulting one. Please check if all IOB ports were mapped properly.

>> Input and output I/O Planner specifications differ. Check if you've mapped the ports of your design correctly.

