1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER

ICS98UAE877A

Description

The PLL clock buffer, ICS98UAE877A, is designed for a VDDQ of 1.5V, an AVDD of 1.5V and differential data input and output levels.

ICS98UAE877A is a zero delay buffer that distributes a differential clock input pair (CLK INT, CLK INC) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB OUTT, FBOUTC). The clock outputs are controlled by the input clocks (CLK INT, CLK INC), the feedback clocks (FB INT, FB INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD). When OE is low, the outputs (except FB OUTT/FB OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output Select) is a program pin that must be tied to GND or VDDQ. When OS is high, OE will function as described above. When OS is low, OE has no effect on CLKT7/CLKC7 (they are free running in addition to FB OUTT/FB OUTC). When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform a low power state where all outputs, the feedback and the PLL are OFF. When the inputs transition from both being logic low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL

will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INT, CLK_INC) within the specified stabilization time tSTAB.

The PLL in ICS98UAE877A clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT, FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]). ICS98UAE877A is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.

ICS98UAE877A is available in Commercial Temperature Range (0°C to 70°C) and Industrial Temperature Range (-40°C to +85°C). See Ordering Information for details

Features

- · Low skew, low jitter PLL clock driver
- 1 to 10 differential clock distribution
- · Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- · Auto PD when input signal is at a certain logic state
- Available in 52-ball VFBGA and a 40-pin MLF

Applications

- DDR2 Memory Modules / Zero Delay Board Fan Out
- Provides complete DDR DIMM solution with IDT74SSTUAE32xxx family


Switching Characteristics

Period jitter:	40ps (DDR2-400/533) 30ps (DDR2-667)
• Half-period jitter:	60ps (DDR2-400/533) 50ps (DDR2-667)
Output-Output Skew	40ps (DDR2-400/533) 30ps (DDR2-667)

Cycle-Cycle Jitter 40ps

1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER

Block Diagram



CLK_INC.

© 2019 Renesas Electronics Corporation

2

FBOUTC

Pin Configurations

A В

С

D

Е


F

G

н

J

κ



CLKC8

40-PIN MLF TOP VIEW

176 BALL BGA TOP VIEW

3

Pin Descriptions

Terminal Name	Description	Electrical Characteristics
AGND	Analog Ground	Ground
AVDD	Analog Power	1.5V Nominal
CLK_INT	Clock Input with a 10K-100K Ω pulldown resistor	Differential Input
CLK_INC	Complementary Clock Input with a 10K-100K Ω pulldown resistor	Differential Input
FB_INT	Feedback Clock Input	Differential Input
FB_INC	Complementary Feedback clock input	Differential Input
FB_OUTT	Feedback Clock Output	Differential Output
FB_OUTC	Complementary Feedback clock Output	Differential Output
OE	Output Enable (Asynchronous)	LVCMOS Input
OS	Output Select (tied to GND or VDDQ)	LVCMOS Input
GND	Ground	Ground
Vddq	Logic and Output Power	1.5V Nominal
CLKT[0:9]	Clock Outputs	Differential Outputs
CLKC[0:9]	Complementary Clock Outputs	Differential Outputs
NB	No Ball	

		Inputs			Outputs				
AVDD	OE	OS	CLK_ INT	CLK_ INC	CLKT	CLKC	FB_ OUTT	FB_ OUTC	PLL
GND	Н	Х	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Х	Н	L	Н	L	Н	L	Bypassed/Off
GND	L	Н	L	Н	L(Z) ¹	L(Z) ¹			Bypassed/Off
GND	L	L	Н	L	L(Z), CLKT7 active ¹	L(Z), CLKC7 active ¹	Н	L	Bypassed/Off
1.5V (nom)	L	Н	L	Н	L(Z) ¹	L(Z) ¹	L	Н	On
1.5V (nom)	L	L	Н	L	L(Z), CLKT7 active ¹	L(Z), CLKC7 active ¹	Н	L	On
1.5V (nom)	Н	Х	L	Н	L	Н	L	Н	On
1.5V (nom)	Н	Х	Н	L	Н	L	Н	L	On
1.5V (nom)	Х	Х	L	L	L(Z) ¹	L(Z) ¹	L(Z) ¹	L(Z) ¹	Off
1.5V (nom)	Х	Х	Н	Н	Reserved				

Function Table

1 Outputs are disabled to a LOW state meeting the IODL limit.

Absolute Maximum Ratings

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Item	Rating
Supply Voltage, (AVDD and VDDQ)	-0.5V to 2.5V
Logic Inputs	GND - 0.5V to VDDQ + 0.5V
Ambient Operating Temperature	-40° C to +85° C
Storage Temperature	-65 to +150° C

DC Electrical Characteristics Over Operating Range

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0° C to +70°C, Industrial: TA = -40°C to +85°C; Supply Voltage AVDD/VDDQ = $1.5V \pm 0.075V$.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units	
Vон	Output HIGH Voltage	Іон = -100μА	Vddq - 2			V	
VOH	Output mon voltage	Юн = -6mA	1.1	1.45		v	
Vol	Output LOW Voltage	IOL = 100μA		0.25	0.1	V	
VOL	Output LOW Voltage	IOL = 6mA			0.6	V	
Viк	Input Clamp Voltage	IIN = -18mA			-1.2	V	
Ін	Input HIGH Current	CLK_INT, CLK_INC; VI = VDD or GND			±250	μA	
١L	Input LOW Current	OS, FB_INT, FB_INC; VI = VDD or GND			±10	μA	
IODL	Output Disabled LOW Current	OE = L, VODL = 100mV	100			μA	
IDD1.5	Operating Supply	CL = 0pF @ 410MHz			300	mA	
Iddld	Current	CL = 0pF			500	μA	
CIN ¹	Input Capacitance	VI = VDDQ or GND	2		3	рE	
Cout ¹	Output Capacitance	VOUT = VDDQ or GND	2		3	pF	

1 Guaranteed by design, not 100% tested in production.

Recommended Operating Conditions

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Industrial: TA = -40°C to +85°C; Supply Voltage AVDD/VDDQ = $1.5V \pm 0.075V$.

Symbol	Parameter ¹	Conditions	Min.	Тур.	Max.	Units	
AVdd, Vddq	Supply Voltage		1.425	1.5	1.575	V	
VIL	LOW - Level Input	CLK_INT, CLK_INC, FB_INT, FB_INC			0.35 x Vddq	V	
	Voltage	OE, OS			_		
Vін	HIGH -Level Input Voltage	CLK_INT, CLK_INC, FB_INT, FB_INC	0.65 x Vddq			V	
	vollage	OE, OS					
Vin	DC Input Signal Voltage ²		-0.3		VDDQ + 0.3	V	
Vid	Differential Input Signal	Differential Input Signal		0.35		- VDDQ + 0.4	V
VID	Voltage ³	AC - CLK_INT, CLK_INC, FB_INT, FB_INC	0.6		- VDDQ + 0.4	V	
Vox	Output Differential Cross-Voltage ⁴		Vddq/2 - 0.1		VDDQ/2 +0.1	M	
Vix	Input Differential Cross-Voltage ⁴		Vddq/2 - 0.15	Vddq/2	VDDQ/2 + 0.15	V	
Юн	HIGH-Level Output Current				-6	mA	
IOL	LOW-Level Output Current				6	ШA	
TA	Operating Free-Air Temperature		-40		+85	°C	

1 Unused inputs must be held HIGH or LOW to prevent them from floating.

2 DC input signal voltage specifies the allowable DC execution of differential input.

3 Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level.

4 Differential cross-point voltage is expected to track variations of VDDQ and is the voltage at which the differential signal must be crossing.

Timing Requirements Over Recommended Operating Free-Air Temperature Range

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Industrial: TA = -40°C to +85°C; Supply Voltage AVDD/VDDQ = 1.5V ± 0.075V.

Symbol	Parameter ¹	Conditions	Min.	Max.	Units
freqOP	Max Clock Frequency ²	1.5V ± 0.075V @ 25°C	95	410	MHz
freqAPP	Application Frequency Range ³	1.5V ± 0.075V @ 25°C	160	410	MHz
dtin	Input Clock Duty Cycle		40	60	%
TSTAB	CLK Stabilization ⁴			9	μs

1 The PLL must be able to handle spread spectrum induced skew.

2 Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)

3 Application clock frequency indicates a range over which the PLL must meet all timing parameters.

4 Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal, within the value specificied by the Static Phase Offset ($t \oslash$), after power-up. During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal when CLK and \overline{CLK} go to a logic low state, enter the power-down mode and later return to active operation. CLK and \overline{CLK} may be left floating after they have been driven low for one complete clock cycle.

Switching Characteristics Over Recommended Free Air Operating Range

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0° C to +70°C, Industrial: TA = -40°C to +85°C; Supply Voltage AVDD/VDDQ = $1.5V \pm 0.075V$

Symbol	Parameter ¹	Conditions	(MHz)	Min.	Тур.	Max.	Units
tEN	Output Enable Time	OE to any output	160 - 410		4.73	8	ns
tDIS	Output Disable Time	OE to any output	160 - 410		5.82	8	ns
	Period Jitter		160 - 270	-40		40	
tJIT(PER)	Period Jiller		271 - 410	-30		30	ps
	Half-Period Jitter		160 - 270	-60		60	
tJIT(HPER)			271 - 410	-50		50	ps
		Input Clock		1	2.5	4	
SLr1(i)	Input Slew Rate	Output Enable (OE, OS)		0.5			v/ns
SLr1(o)	Output Clock Slew Rate		160 - 410	0.8		2	v/ns
tJIT(CC+)	Quele to Quele Deried litter		-	0		40	
tJIT(CC-)	Cycle-to-Cycle Period Jitter			0		-40	ps
	Dunamia Dhaca Offact		160 - 270	-50		50	-
t(∅) DYN	Dynamic Phase Offset		271 - 410	-20		20	ps
tSPO ²	Static Phase Offset		271 - 410	-60	0	60	ps
∑(su)	$t_{JIT}(PER) + t(\emptyset) DYN + tSKEW(O)$					80	ps
<u>)</u> (h)	t(Ø) DYN + tSKEW(O)					60	ps
token			160 - 270			60	-
tSKEW	Output-to-Output Skew		271 - 410			30	ps
	SSC Modulation Frequency			30		33	KHz
	SSC Clock Input Frequency Deviation			0		-0.5	%
	PLL Loop Bandwidth (-3dB from unity gain)			2			MHz

1 Guaranteed for application frequency range.

2 Static phase offset shifted by design.

© 2019 Renesas Electronics Corporation

9

Parameter Measurement Information




Figure 1: IBIS Model Output Load




Figure 2: Output Load Test Circuit




Figure 3: Cycle-to-Cycle Jitter







Figure 4: Static Phase Offset








 $t(JIT_PER) = tC(n) - \frac{1}{fo}$

Figure 6: Period Jitter



 $t_{JIT(HPER)} = t_{JIT(HPER_n)} - \frac{1}{2xfo}$







Figure 8: Input and Output Slew Rates








Figure 10: Time Delay Between OE and Clock Output (Y, \overline{Y})

© 2019 Renesas Electronics Corporation

13





Figure 11. AVDD Filtering

*Place the 2200pF capacitors close to the PLL.

*Use wide traces for PLL Analog power and GND. Connect PLL and caps to AGND trace and connect trace to one GND via (farthest from PLL).

*Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8 DC max., 600 at 100MHz).

Ordering Information



COMMERCIAL TEMPERATURE GRADE

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.