

Application Note

DA9061/2 Unused Pin Configuration

AN-PM-105

Abstract

This application note describes the recommended configuration for unused pins in applications that use either the DA9061 or DA9062 power management ICs

DA9061/2 Unused Pin Configuration

Contents

Abstract	1
Contents	2
Tables	2
1 Terms and Definitions	3
2 References	3
3 Introduction	4
4 DA9061 Functional Blocks	4
4.1 Power Manager	4
4.2 2-Wire Interface	5
4.3 LDO Voltage Regulators	5
4.4 Buck Converters	5
4.5 Ancillary Functions	6
4.6 GPIO Interrupt Masks	6
4.7 VSS	6
5 DA9062 Functional Blocks	6
5.1 Power Manager	6
5.2 2-Wire Interface	7
5.3 LDO Voltage Regulators	7
5.4 Buck Converters	7
5.5 Ancillary Functions	8
5.6 GPIO Interrupt Masks	8
5.7 Backup Battery Charger	9
5.8 VSS	9
6 Conclusion	9
Revision History	9

Tables

Table 1: Power Manager Connections	4
Table 2: 2-Wire Interface Connections	5
Table 3: Voltage Regulator Connections	5
Table 4: Buck Converter Connections	5
Table 5: Ancillary Connections	6
Table 6: VSS Connections	6
Table 7: Power Manager Connections	6
Table 8: 2-Wire Interface Connections	7
Table 9: Voltage Regulator Connections	7
Table 10: DC/DC Buck Converter Connections	7
Table 11: Ancillary Connections	8
Table 12: Backup Battery Charger Connections	9
Table 13: VSS Connections	9

DA9061/2 Unused Pin Configuration

1 Terms and Definitions

DDR	Dual Data Rate
FPGA	Field-Programmable Gate Array
GPIO	General Purpose Input/Output
I/O	Input/Output
PMIC	Power Management Integrated Circuit
SCL	Serial Clock
SDA	Serial Data

2 References

- [1] DA9061, Datasheet, Dialog Semiconductor.
- [2] DA9062, Datasheet, Dialog Semiconductor.

DA9061/2 Unused Pin Configuration

3 Introduction

DA9061/2 is a power management integrated circuit (PMIC) optimized for supplying systems with single- and dual-core processors, I/O, DDR memory, and peripherals. It targets mobile devices, medical equipment, IVI systems, and FPGA-based applications.

In some applications, certain functions or features may not be required and, to minimize any potential issues with these unused functions, the pins related to them need to be configured correctly. This document provides guidance on how to configure unused connections on the DA9061/2.

4 DA9061 Functional Blocks

The following tables describe the recommended configurations for unused pins. Mandatory means that the pin is used in all applications.

Table 1: Pin Type Definition

Pin Type	Description	Pin Type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
PWR	Power	GND	Ground

4.1 Power Manager

Table 2: Power Manager Connections

Pin Number	Signal Name	Type	Description	If Unused
15	nONKEY	DI	On/Off key with optional long press shutdown	Pull up to V _{SY} S
38	nRESET	DO	Active-low reset for host	Leave floating
37	nIRQ	DO	IRQ line for host	Leave floating
23	VDDIO	PWR	I/O supply voltage rail	Mandatory
36	TP	PWR	Test pin: enables Power Commander boot mode and supply pin for OTP fusing voltage	Connect to GND
21	GPIO0	DIO	General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
22	GPIO1	DIO	General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
28	PWR_EN/GPIO2	DI/DIO	Hardware enable of power domain POWER / General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
29	GPIO3	DIO	General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
30	SYS_EN / GPIO4	DI/DIO	Hardware enable of power domain SYSTEM / General purpose I/O	If GPI, tie to non-active state If GPO, leave floating

DA9061/2 Unused Pin Configuration

4.2 2-Wire Interface

Table 3: 2-Wire Interface Connections

Pin Number	Signal Name	Type	Description	If Unused
13	SDA	DIO	2-wire data	Connect to GND
14	SCL	DI	2-wire clock	Connect to GND

4.3 LDO Voltage Regulators

Table 4: Voltage Regulator Connections

Pin Number	Signal Name	Type	Description	If Unused
40	VSYS	PWR	Supply voltage for PMIC, input for voltage supervision (decouple with 1.0 μ F) and LDO1 supply	Mandatory
3	VDD_LDO2	PWR	Supply voltage for LDO2	Connect to GND
10	VDD_LDO34	PWR	Supply voltage for LDO3 and LDO4	Connect to GND
1	VLDO1	AO	Output voltage from LDO1	Leave floating Cap not required
2	VLDO2	AO	Output voltage from LDO2	Leave floating Cap not required
9	VLDO3	AO	Output voltage from LDO3	Leave floating Cap not required
11	VLDO4	AO	Output voltage from LDO4	Leave floating Cap not required
39	VDDCORE	AO	Regulated supply for internal circuitry (2.2 V / 2.5 V, decouple with 2.2 μ F)	Mandatory

4.4 Buck Converters

Table 5: Buck Converter Connections

Pin Number	Signal Name	Type	Description	If Unused
32	VDD_BUCK1	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
19	VDD_BUCK2	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
18	VDD_BUCK3	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
26	VBUCK1	AI	Voltage feedback for Buck1	Connect to GND
25	VBUCK2	AI	Voltage feedback for Buck2	Connect to GND
24	VBUCK3	AI	Voltage feedback for Buck3	Connect to GND
31	VLX_BUCK1	AO	Switching node for Buck1	Leave floating
20	VLX_BUCK2	AO	Switching node for Buck2	Leave floating
17	VLX_BUCK3	AO	Switching node for Buck3	Leave floating

DA9061/2 Unused Pin Configuration

4.5 Ancillary Functions

Table 6: Ancillary Connections

Pin Number	Signal Name	Type	Description	If Unused
5	VREF	AIO	Filter node for internal reference voltage (decouple with 2.2 μ F)	Mandatory
4	IREF	AO	Connection for bias setting (configure with high-precision 200 k Ω resistor)	Mandatory

4.6 GPIO Interrupt Masks

When an unused GPIO is set to be GPI, it is recommended that the respective IRQ mask bit is set to ensure unintentional events are not triggered. This can be done in OTP or, preferably, via software configuration at boot time.

4.7 VSS

Table 7: VSS Connections

Pin Number	Signal Name	Type	Description	If Unused
7	GND	VSS	VSS_ANA	Mandatory

5 DA9062 Functional Blocks

The following tables describe the recommended configurations for unused pins. Mandatory means that the pin is used in all applications.

Table 8: Pin Type Definition

Pin Type	Description	Pin Type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
PWR	Power	GND	Ground

5.1 Power Manager

Table 9: Power Manager Connections

Pin Number	Signal Name	Type	Description	If Unused
15	nONKEY	DI	On/Off key with optional long press shutdown	Pull up to VSYS
38	nRESET	DO	Active low reset for host	Leave floating
37	nIRQ	DO	IRQ line for host	Leave floating
23	VDDIO	PWR	I/O supply voltage rail	Mandatory
36	TP	PWR	Test pin: enables Power Commander boot mode and supply pin for OTP fusing voltage	Connect to GND

DA9061/2 Unused Pin Configuration

Pin Number	Signal Name	Type	Description	If Unused
28	PWR_EN / GPIO2	DI/DIO	Hardware enable of power domain POWER / General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
29	GPIO3	DIO	General purpose I/O	If GPI, tie to non-active state If GPO, leave floating
30	SYS_EN / GPIO4	DI/DIO	Hardware enable of power domain SYSTEM / General purpose I/O	If GPI, tie to non-active state If GPO, leave floating

5.2 2-Wire Interface

Table 10: 2-Wire Interface Connections

Pin Number	Signal Name	Type	Description	If Unused
13	SDA	DIO	2-wire data	Connect to GND
14	SCL	DI	2-wire clock	Connect to GND

5.3 LDO Voltage Regulators

Table 11: Voltage Regulator Connections

Pin Number	Signal Name	Type	Description	If Unused
40	VSYS	PWR	Supply voltage for PMIC, input for voltage supervision (decouple with 1.0 μ F) and LDO1 supply	Mandatory
3	VDD_LDO2	PWR	Supply voltage for LDO2	Connect to GND
10	VDD_LDO34	PWR	Supply voltage for LDO3 and LDO4	Connect to GND
1	VLDO1	AO	Output voltage from LDO1	Leave floating Capacitor not required
2	VLDO2	AO	Output voltage from LDO2	Leave floating Capacitor not required
9	VLDO3	AO	Output voltage from LDO3	Leave floating Capacitor not required
11	VLDO4	AO	Output voltage from LDO4	Leave floating Capacitor not required
39	VDDCORE	AO	Regulated supply for internal circuitry (2.2 V / 2.5 V, decouple with 2.2 μ F)	Mandatory

5.4 Buck Converters

Table 12: Buck Converter Connections

Pin Number	Signal Name	Type	Description	If Unused
32	VDD_BUCK1	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND

DA9061/2 Unused Pin Configuration

Pin Number	Signal Name	Type	Description	If Unused
33	VDD_BUCK2	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
19	VDD_BUCK3	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
18	VDD_BUCK4	PWR	Supply voltage for buck To be connected to VSYS	Connect to GND
26	VBUCK1	AI	Voltage feedback for Buck1	Connect to GND
27	VBUCK2	AI	Voltage feedback for Buck2	Connect to GND
25	VBUCK3	AI	Voltage feedback for Buck3	Connect to GND
24	VBUCK4	AI	Voltage feedback for Buck4	Connect to GND
31	VLX_BUCK1	AO	Switching node for Buck1	Leave floating
34	VLX_BUCK2_A	AO	Switching node for Buck2	Leave floating
35	VLX_BUCK2_B	AO	Switching node for Buck2	Leave floating
20	VLX_BUCK3	AO	Switching node for Buck3	Leave floating
17	VLX_BUCK4	AO	Switching node for Buck4	Leave floating
21	VDDQ / GPIO0	AI/DO	VDDQ memory supply sense input / General purpose I/O	Leave floating Set BUCK4_VTTR_EN=0
22	VTTR / GPIO1	AO/DO	Memory termination reference voltage / General purpose I/O	Leave floating Set BUCK4_VTTR_EN=0

5.5 Ancillary Functions

Table 13: Ancillary Connections

Pin Number	Signal Name	Type	Description	If Unused
5	VREF	AIO	Filter node for internal reference voltage (decouple with 2.2 μ F)	Mandatory
4	IREF	AO	Connection for bias setting (configure with high-precision 200 k Ω resistor)	Mandatory
6	XTAL_IN	AI	32 kHz crystal connection (adjust with 10 pF)	Connect to GND
8	XTAL_OUT	AIO	32 kHz crystal connection (adjust with 10 pF)	Connect to GND

5.6 GPIO Interrupt Masks

When an unused GPIO is set to be GPI, it is recommended that the respective IRQ mask bit is set to ensure unintentional events are not triggered. This can be done in OTP or, preferably, via software configuration at boot time.

DA9061/2 Unused Pin Configuration

5.7 Backup Battery Charger

Table 14: Backup Battery Charger Connections

Pin Number	Signal Name	Type	Description	If Unused
12	VBBAT	PWR	Backup battery connection Coin-cell or super-cap (decouple with 470 nF)	Fit 470 nF capacitor

5.8 VSS

Table 15: VSS Connections

Pin Number	Signal Name	Type	Description	If Unused
7	GND	VSS	VSS_ANA	Mandatory

6 Conclusion

Adherence to the recommendations of this document helps minimize spurious application issues such as noise and increased current consumption, and may avoid device damage due to incorrectly biased pins. For further information please refer to the datasheets [1], [2] on the Dialog website (<https://www.dialog-semiconductor.com/pmics>) or contact Dialog via either your sales representative or the support forum (<https://support.dialog-semiconductor.com/forums/pmic-audio>).

Revision History

Revision	Date	Description
1.0	09-Jan-2018	Initial version.
2.0	18-Feb-2022	File was rebranded with new logo, copyright and disclaimer

DA9061/2 Unused Pin Configuration

Status Definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.