

Application Note

DA9080-61FCB2 Variant Overview - RZ/T2M, RZ/N2L and RZ/T2L MPUs

AN-PM-175

Abstract

This application note describes all the register default settings of the DA9080-61FCB2 variant (the x denotes the package option).

DA9080-61FCB2 is highly suited as the power management system solution for RZ/T2M, RZ/N2L and RZ/T2L MPUs.

**DA9080-61FCB2 Variant Overview - RZ/T2M,
RZ/N2L and RZ/T2L MPUs**
Contents

Abstract	1
Contents	2
Figures.....	2
Tables	2
1 Terms and Definitions.....	3
2 References	3
3 RZ/T2M, RZ/N2L and RZ/T2L MPUs Power Requirements	4
4 DA9080 - RZ/T2M, RZ/N2L, RZ/T2L Power Supply Tree Diagram (Top Level).....	5
5 DA9080 Power On/Off Sequences	5
6 DA9080 Variant Table and Ordering Information	5
7 DA9080-61FCB2 Detailed Description - Production Release.....	6
8 DA9080-61FCB2 Variant Overview	7
Revision History	8

Figures

Figure 1: RZ/T2M, RZ/N2L and RZ/T2L MPUs Power On/Off Sequence.....	4
Figure 2: RZ/T2M, RZ/N2L, RZ/T2L Power Tree	5
Figure 3: DA9080 Power On/Off Sequences	5

Tables

Table 1: Variant Table	5
Table 2: Register Settings DA9080-61FCB2 Variant	6
Table 3: OTP Variant Overview.....	7

**DA9080-61FCB2 Variant Overview - RZ/T2M,
RZ/N2L and RZ/T2L MPUs****1 Terms and Definitions**

ADC	Analog to digital converter
CH<x>	Channel <x>, where x = 1 to 4
LDO	Low drop out
OTP	One time programmable
PG	Power good
UQFN	Ultra-thin quad flat-pack no-lead (package)

2 References

- [1] DA9080_Datasheet, Renesas Electronics.
- [2] RZ/T2M Group Datasheet, Renesas Electronics.
- [3] RZ/N2L Group Datasheet, Renesas Electronics.
- [4] RZ/T2L Group Datasheet, Renesas Electronics.

Note 1 References are for the latest published version, unless otherwise indicated.

DA9080-61FCB2 Variant Overview - RZ/T2M, RZ/N2L and RZ/T2L MPUs

3 RZ/T2M, RZ/N2L and RZ/T2L MPUs Power Requirements

For power-up, 1.1-V and 1.8-V power (i.e. VDD, VCC18, and AVCC) must be supplied first, then 3.3-V power (i.e. VCC33) must be supplied. The power-up sequence must be completed within 100 ms. Reset signal (i.e. RES#) must be held to Low level during the power-up.

For Power-down, 3.3-V power (i.e. VCC33) must go down first and then 1.1-V and 1.8-V power (i.e. VDD, VCC18, and AVCC). The power-down sequence must be completed within 100 ms.

Rise and fall time of each power supply for the power-up and the power-down must be larger than 10 μ s.

Power supply voltages and reset signal must be applied with monotonic increase.

Do not apply a negative voltage to power supply voltages.

Stable clock must be supplied to XTAL/XTAL or EXTCLKIN pin when reset signal (i.e. RES#) is driven high.




Figure 1: RZ/T2M, RZ/N2L and RZ/T2L MPUs Power On/Off Sequence

DA9080-61FCB2 Variant Overview - RZ/T2M, RZ/N2L and RZ/T2L MPUs

4 DA9080 - RZ/T2M, RZ/N2L, RZ/T2L Power Supply Tree Diagram (Top Level)




Figure 2: DA9080 - RZ/T2M, RZ/N2L, RZ/T2L Power Tree

5 DA9080 Power On/Off Sequences

Ch1: Buck1 (3.3 V), Ch2: Buck2 (1.8 V), CH3: Buck4 (1.1 V), Ch4: PG1 (OD/PU to 3.3 V)




Figure 3: DA9080-61FCB2 Power On/Off Sequences

6 DA9080 Variant Table and Ordering Information

Table 1: Variant Table

Part Number	Package	Size (mm)	Shipment Form	Pack Quantity
DA9080-61FCB2	32 UQFN	5.0 x 5.0 by 0.5 mm pitch	Tape & Reel	4900

7 DA9080-61FCB2 Detailed Description - Production Release

Key settings:

- VCH1 = 3.30 V, VCH2 = 1.80 V, VCH4 = 1.10 V
- CH3 (0.90 V) disabled
- VLDO (3.3 V) disabled
- CH1 = SLOT3, CH2 = SLOT2, CH4 = SLOT1
- CH<x> operates in AUTO mode, 2 MHz
- I²C standard speed. I²C slave address = 0x1B (7-bit)

Table 2: Register Settings DA9080-61FCB2 Variant

Register Address	Function	Default Value	Description
0x04	PMC_ADC_ENABLE	0x01	ADC enabled
0x05	PMC_CH_EN	0x16	CH1, CH2 and CH4 enabled CH3 and LDO disabled
0x07	PMC_VOUT_BUCK1	0x3C	VCH1 = 3.30 V
0x08	PMC_VOUT_BUCK2	0x0F	VCH2 = 1.80 V
0x09	PMC_VOUT_BUCK3	0x00	VCH3 = 0.90 V
0x0A	PMC_VOUT_BUCK4	0x3C	VCH4 = 1.10 V
0x0B	PMC_PHASE_INTERLEAVING	0x88	BUCK1_PHASE = 0° BUCK2_PHASE = 180° BUCK3_PHASE = 0° BUCK4_PHASE = 180°
0x0C	PMC_BUCK_SEQ_GRP	0x06	CH1 = SLOT3, CH2 = SLOT2 CH3 = SLOT1, CH4 = SLOT1
0x0D	PMC_LDO_SEQ_GRP	0x00	LDO = SLOT1
0x0E	PMC_PG1	0x16	CH1, CH2 and CH4 assigned to PG1
0x0F	PMC_PG2	0x00	PG2 unused
0x10	PMC_DISCHARGE	0x1F	CH<x> and LDO discharge enabled
0x62	OTP_CONFIG_ID	0x61	OTP variant number: DA9080-61FCB2

DA9080-61FCB2 Variant Overview - RZ/T2M, RZ/N2L and RZ/T2L MPUs

8 DA9080-61FCB2 Variant Overview

Table 3: OTP Variant Overview

Reg Add	Function	Standard Variant DA9080-61FCB2
0x04	PMC_ADC_ENABLE	0x01
0x05	PMC_CH_EN	0x16
0x07	PMC_VOUT_BUCK1	0x3C
0x08	PMC_VOUT_BUCK2	0x0F
0x09	PMC_VOUT_BUCK3	0x00
0x0A	PMC_VOUT_BUCK4	0x3C
0x0B	PMC_PHASE_INTERLEAVING	0x88
0x0C	PMC_BUCK_SEQ_GRP	0x06
0x0D	PMC_LDO_SEQ_GRP	0x00
0x0E	PMC_PG1	0x16
0x0F	PMC_PG2	0x00
0x10	PMC_DISCHARGE	0x1F
0x62	OTP_CONFIG_ID	0x61

Revision History

Revision	Date	Description
1	30-Aug-2023	Initial version.
2	05-Oct-2023	File updated to show support for RZ/T2M, RZ/N2L and RZ/T2L MPUs.

**DA9080-61FCB2 Variant Overview - RZ/T2M,
RZ/N2L and RZ/T2L MPUs****Status Definitions**

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

RoHS Compliance

Renesas Electronics' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.