

---

# RH850/U2A-EVA Group

## Start Up Guide(OPBT)

---

### Introduction

This application note is intended to provide Option Bytes setting information to operate RH850/U2A-EVA Group (hereinafter referred to as U2A) in User mode and how to program Option Bytes.

Aim of this document and software is to provide supplemental information for the function on RH850/U2A. It is not intended to implement in the design for mass production.

There is no guarantee to update in this document and software to reflect the latest manual, errata, technical update and development environment. You are fully responsible for the incorporation or any other use of the information of this document in the design of your product or system, and refer to latest manual, errata, technical update and development environment.

### Target Device

- RH850/U2A-EVA Group

### Target development environment

Integrated development environment (CS+) from Renesas Electronics Corp.

Version : V8.03.00

Device file : DR7F702300.DVF

Integrated development environment (MULTI) from Green Hills Software Corp

Product : IDE for V800

Version : 2019.5.5 (v 7.1.6)

Target : V800/RH850

Device file : DR7F702300.DVF

EXEC file : ExecG3G4\_V10201

### Reference Document

RH850/U2A-EVA Group User's Manual: Hardware

The Hardware User's Manual provides information about functional and electrical behavior of the device.

At the release time of this application note the following manual version available:

- RH850/U2A-EVA User's Manual(Rev.1.00): R01UH0864EJ0100

## Table of Contents

<b>1. Overview</b> .....	3
1.1 Note .....	3
<b>2. Option Bytes setting</b> .....	4
2.1 Setting of U2A Normal Operating Mode (OPBT3[1:0]).....	4
2.2 Setting the parameter related to MainOSC (OPBT10[28],[26:24],[22:20],[18:16],[15:12],[10:8],[6:4],[1],[0]) .....	5
2.3 Setting CPU operating frequency (OPBT11[31:30]).....	5
2.4 Setting PLL operation (OPBT11[28]) .....	6
2.5 Setting SVR operation (OPBT16[31]).....	6
<b>3. How to write Option Bytes to U2A (CS+)</b> .....	7
3.1 Section setting .....	7
3.2 Data preparation .....	9
3.3 Build project and Download to debug tool .....	10
<b>4. How to write Option Bytes to U2A (MULTI)</b> .....	14
4.1 Section setting .....	14
4.2 Data preparation .....	16
4.3 Build project and Download to debug tool .....	17
Revision History .....	22

## 1. Overview

The U2A differs from the previous generation products (RH850 / P1x and RH850 / F1x) in the following points when operating the U2A.

- Increased new Option Bytes setting items

Option Bytes setting items increased, and there are some new settings that require to pay attention before U2A is activated.

- Changed how to write Option Bytes

Previous generation products:

Enter the setting value in hexadecimal for each option byte (32 bits) on the Flash programmer GUI, and the input value is written to the target device via the Flash programmer.

U2A:

The option byte settings are described the its setting value on the source file as well as an user program, and writes HEX data to the target device via the flash programmer.

In this document, the above difference information is explained based on the operation procedure of the actual device.

### 1.1 Note

In the RH850/U2A series, the option byte setting values are different for each product, so please set the corresponding value. For the details of option byte, please refer to the Hardware User's Manual.

## 2. Option Bytes setting

### 2.1 Setting of U2A Normal Operating Mode (OPBT3[1:0])

U2A is possible to set to Serial Programming Mode 0 by setting Option Bytes without setting external pins. The operating mode of U2A is set to Serial Programming Mode 0 at shipping from Renesas. The purpose for this initial setting is to simplify programming to U2A in the customer ECU production process. Therefore, when debugging and stand-alone operation of U2A, the user needs to set bit 1 and 0 of OPBT3 to "00" related to operating mode setting on user program and change operating mode of U2A from Serial Programming Mode 0 to Normal Operating Mode.

Table 51.59 OPBT3 Contents

Bit Position	Bit Name	Function
1, 0	STMSEL1, STMSEL0	These bits select operating mode and startup area. When FLMD0 pin is 0, the operating mode and startup area are selected depending on the combination of the STMSEL1 and STMSEL0. For details, see Section 5, Operating Modes.

Table 5.1 Mode List

	Pins					OPBT		Operating Mode	Startup Area	Types of Debug Interface*1	Flash Programming Interface	
	FLMD0	FLMD1	FLMD2	MODE0	TRST	STMSEL1	STMSEL0					
User Mode	0	x	x	x	0	0	0	Normal Operating Mode	User Area <sup>2</sup>	Nexus/LPD	—	
	0	x	x	x	0	0	1	User Boot Mode 0	User Boot Area <sup>3</sup>	Nexus/LPD	—	
	0	x	x	x	0	1	x	Serial Programming Mode 0	Boot firmware	—	CSI	
						Shipping Value						
	0	x	x	x	1 <sup>5</sup>	x	0	Normal Operating Mode	User Area <sup>2</sup>	Nexus/LPD	—	
	0	x	x	x	1 <sup>5</sup>	x	1	User Boot Mode 0	User Boot Area <sup>3</sup>	Nexus/LPD	—	
	1	0	x	x	x	x	x	Serial Programming Mode 1	Boot firmware	—	2-wire UART/CSI <sup>4</sup>	
	1	1	0	x	x <sup>5</sup>	x	x	User Boot Mode 1	User Boot Area <sup>3</sup>	Nexus/LPD	—	
1	1	1	0	x	x	x	Boundary Scan Mode	—	BSCAN	—		

#### Caution

**If the operating mode setting is not changed from initial setting of OPBT3[1:0] as above, U2A operates normally when the debugger is connected but U2A doesn't operate normally after the debugger is disconnected.**

## 2.2 Setting the parameter related to MainOSC (OPBT10[28],[26:24],[22:20],[18:16],[15:12],[10:8],[6:4],[1],[0])

U2A is set parameters related to MainOSC such as frequency by the Option Bytes. It's necessary to be set bits 28, 26-24, 22-20, 18-16, 15-12, 10-8, 6-4, 1, 0 of OPBT10 related to MainOSC setting properly according to usage condition.

Table 51.65 OPBT10 Contents

Bit Position	Bit Name	Function
31 to 29	Reserved	Set the value of valid area at the shipping.
28	MOSC_EXCLKINPUT	Main OSC input clock select. 0: Direct clock input to X1 (EXCLK mode). Main OSC amplifier is disabled. 1: Normal crystal oscillation. Main OSC amplifier is enabled.
26 to 24	MOSC_FREQ[2:0]	Main OSC frequency selection bit 0 0 0 <sub>B</sub> : 16 MHz 0 0 1 <sub>B</sub> : 20 MHz 0 1 0 <sub>B</sub> : 24 MHz 0 1 1 <sub>B</sub> : 40 MHz 1 x x <sub>B</sub> : setting prohibited (need to configure all bit)
22 to 20	MOSC_AMP_SEL_A [2:0]	Main OSC trimming configuration These bits control OSC drivability during oscillation destabilization.
18 to 16	MOSC_AMP_SEL_B [2:0]	Main OSC trimming configuration These bits control OSC drivability during oscillation stabilization.
15 to 12	MOSC_CAP_SEL [3:0]	Main OSC trimming configuration These bits control internal capacitance.
11	Reserved	Set the value of valid area at the shipping.
10 to 8	MOSC_RD_SEL_A [2:0]	Main OSC trimming configuration These bits control Damping resistor during oscillation destabilization.
6 to 4	MOSC_RD_SEL_B [2:0]	Main OSC trimming configuration These bits control Damping resistor during oscillation stabilization.
1	MOSC_SHTSTBY_A	Main OSC trimming configuration This bit controls OSC drivability during oscillation destabilization. MOSC_SHTSTBY_A must be set to 1.
0	MOSC_SHTSTBY_B	Main OSC trimming configuration This bit controls OSC drivability during oscillation stabilization. MOSC_SHTSTBY_B must be set to 0.

## 2.3 Setting CPU operating frequency (OPBT11[31:30])

CPU operating frequency for U2A is set by Option Bytes. It's necessary to be set bit 31 and 30 of OPBT11 related to CPU operating frequency according to usage condition.

Table 51.66 OPBT11 Contents

Bit Position	Bit Name	Function
31, 30	CKDIVMD[1:0]	Products of CPU Frequency & CPU System Clock Setting 0 x <sub>B</sub> : 240 MHz 1 0 <sub>B</sub> : 320 MHz 1 1 <sub>B</sub> : 400 MHz

## 2.4 Setting PLL operation (OPBT11[28])

Activation or deactivation of PLL at power-on for U2A is set by Option Bytes. It's necessary to be set bit 28 of OPBT11 related to PLL operation setting according to usage condition.

Table 51.66 OPBT11 Contents

Bit Position	Bit Name	Function
28	STARTUPPLL	Start Up of Main OSC and PLL 0: Main OSC and PLL are enabled 1: Main OSC and PLL are disabled

## 2.5 Setting SVR operation (OPBT16[31])

Activation or deactivation of SVR is set by Option Bytes. It's necessary to be set bit 31 of OPBT16 related to PLL operation setting according to usage condition.

Table 51.70 OPBT16 Contents

Bit Position	Bit Name	Function
31	SVRENABLE	SVR Enable setting. 0: Disabled (default) 1: Enabled  <b>CAUTION</b> Make sure that the all SVR parameters to be set to OPBT16-23 are correct before enabling SVR. Otherwise, the output voltage of Power MOSFET may be unintentional value.

### Caution

**Make sure that all SVR parameters to be set to OPBT 16-23 are correct before enabling SVR. Otherwise, the output voltage of power MOSFET may be unintentional value.**

### 3. How to write Option Bytes to U2A (CS+)

This section introduces how to write Option Bytes to U2A using Integrated Development Environment CS+ from Renesas Electronics Corp. (hereinafter referred to as CS+).

#### 3.1 Section setting

The section name setting and the address to be set the section have to be specified the “Configuration Setting Area” on the flash memory in which the reset vector base address and Option Bytes value are allocated.

Figure 3.1 shows the sample source file for setting the Option Bytes displayed on CS +. The section name is set on line 5, and the .dw pseudo instruction is used for setting the reset vector and each option byte value. Refer to "set\_csa.asm" of sample program for details.




Figure 3.1 Setting Section name

Figure 3.2 shows how to set section address using Link options in CS+. As “Reset Vector (PE0)” in “Configuration Setting Area” is described after section name which is described in line 7 of set\_csa.asm, the start address of section name(CSA\_SECTION) corresponding to “Reset Vector (PE0)” is specified to the address FF32 1380H (FF32 1000H+ 0380H).

Table 51.10 Base address of Configuration Setting Area in case of Area 0 is valid (FSWASTAT\_0.CFGVA=0)

Base Address Name <CSA <sub>k</sub> _base> (k = f, b)	Base Address	Bus Group
<CSAf_base>	FF32 0800 <sub>H</sub> (Configuration Setting Area 0)	P-Bus Group 1
<CSAb_base>	FF32 1000 <sub>H</sub> (Configuration Setting Area 1)	P-Bus Group 1

f ... front side (valid), b... back side (invalid).

Table 51.51 Configuration Setting Area (1/2)

Name	Address <sup>9</sup>	State at the shipping <sup>1</sup>	Write Protection ID <sup>2</sup>	Read Protection ID <sup>3</sup>	CSAVOF/CSAVOFC Number
Reset Vector (PE0)	<CSA <sub>k</sub> _base>+ 0380 <sub>H</sub>	0000 0000 <sub>H</sub>	Customer ID A	—	12




Figure 3.2 Setting section address



### 3.2 Data preparation

It sets Reset vector and each Option Bytes which allocated in Configuration Setting Area by the .dw pseudo instruction as Figure 3.3. The .dw pseudo instruction is the assembler instruction that initialize memory in units of 4 bytes. The comment "[Modified]" indicates where to change the value from the initial value. For details on the .dw instruction, check the CS + help.




Figure 3.3 Preparation of Reset vector, Option Bytes data

### 3.3 Build project and Download to debug tool

Follow the procedure below for writing Option Bytes to U2A.  
The set Option Bytes are valid from the next reset release.

① Build execution

Executes build and checks no error comment on CS+ output window.




Figure 3.4 Build execution

## ② Allowance setting for writing Option Bytes

Sets "Yes" to the item of "Allow downloading to the configuration setting area" on the Download File settings tab of the Debug Tool.




Figure 3.5 Permission setting for writing Reset vector and Option Bytes

③ Download to debug tool

After executing the download to debug tool, the Option Bytes value is written to the "Configuration Setting Area" on the flash memory.




Figure 3.6 Download execution

After download successfully, the pop screen is shown on CS+ as Fig. 3.7, and the allowance setting of "Allow downloading to the configuration setting area" on the Download File Settings tab of the Debug Tool is changed to "No" automatically.




Figure 3.7 Download successfully

Writing the Option Bytes could be completed through the above procedure.

## 4. How to write Option Bytes to U2A (MULTI)

This section introduces how to write Option Bytes to U2A using MULTI as the Integrated Development Environment from Green Hills Software. (hereinafter referred to as MULTI).

### 4.1 Section setting

The section name setting and the address to be set the section have to be specified the “Configuration Setting Area” on the flash memory in which the reset vector base address and Option Bytes value are allocated.

Figure 4.1 shows the sample source file for setting the Option Bytes displayed on MULTI. The section name is set on line 5, and the .dw pseudo instruction is used for setting the reset vector and each option byte value. Refer to "set\_csa.850" of sample program for details.

```

File Edit View Block Tools Version Config Windows Help
C:\Users#a5105348\Documents\GHS Projects\U2A16\Rev.1.01\OPBT\U2a16_startup_ghs\set_csa.850 1
1
2
3  -----
4  -- set Configuration Setting Area (Option Bytes, Reset Vector)
5  -----
6  .section "CSA SECTION", const
7  .align 4
8  .dw 0x00000000 -- Reset Vector (PE0) Shipping : 0x00000000
9  .dw 0x00000000 -- Reset Vector (PE1) Shipping : 0x00000000 [Modified]
10 .dw 0x00800000 -- Reset Vector (PE2) Shipping : 0x00800000
11 .dw 0x00800000 -- Reset Vector (PE3) Shipping : 0x00800000
12 .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
13 .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
14 .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
15 .dw 0x3FF30010 -- Option byte 0 (OPBT0) Shipping : 0x3FF30010
16 .dw 0xF0FB0000 -- Option byte 1 (OPBT1) Shipping : 0xF0FB0000
17 .dw 0x7FFFFFFF -- Option byte 2 (OPBT2) Shipping : 0x7FFFFFFF
18 .dw 0xF1FFFEFC -- Option byte 3 (OPBT3) Shipping : 0xF1FFFEFC [Modified]
19 .dw 0x0C0C0C0F -- Option byte 4 (OPBT4) Shipping : 0x0C0C0C0F
20 .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
21 .dw 0xFFFF0FC3 -- Option byte 6 (OPBT6) Shipping : 0xFFFF0FC3
22 .dw 0xFFFFFFFF -- Option byte 7 (OPBT7) Shipping : 0xFFFFFFFF
23 .dw 0xFFFFFFFF -- Option byte 8 (OPBT8) Shipping : 0xFFFFFFFF
24 .dw 0xFFFF1FFF -- Option byte 9 (OPBT9) Shipping : 0xFFFF1FFF
25 .dw 0xFBFD288E -- Option byte 10 (OPBT10) Shipping : 0xFBFD288E
26 .dw 0xEFFFFFFF -- Option byte 11 (OPBT11) Shipping : 0xEFFFFFFF [Modified]
27 .dw 0xFFFFFFFF -- Option byte 12 (OPBT12) Shipping : 0xFFFFFFFF
28 .dw 0xFFFFFFFF -- Option byte 13 (OPBT13) Shipping : 0xFFFFFFFF
29 .dw 0x00000192 -- Option byte 14 (OPBT14) Shipping : 0x00000192
30 .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
31 .dw 0x6FFFFFFF -- Option byte 16 (OPBT16) Shipping : 0x6FFFFFFF
32 .dw 0xFFFFFFFF -- Option byte 17 (OPBT17) Shipping : 0xFFFFFFFF
33 .dw 0xFFFFFFFF -- Option byte 18 (OPBT18) Shipping : 0xFFFFFFFF
34 .dw 0xFFFFFFFF -- Option byte 19 (OPBT19) Shipping : 0xFFFFFFFF
35 .dw 0xF088FF00 -- Option byte 20 (OPBT20) Shipping : 0xF088FF00
36 .dw 0x000000CC -- Option byte 21 (OPBT21) Shipping : 0x000000CC
37 .dw 0xC000C000 -- Option byte 22 (OPBT22) Shipping : 0xC000C000
38 .dw 0xFFFFC000 -- Option byte 23 (OPBT23) Shipping : 0xFFFFC000
39
Ln 1/39, Col 1

```

Figure 4.1 Setting Section name

Figure 4.2 shows how to set section address and size using link directive file (.ld) in MULTI.

As “Reset Vector (PE0)” in "Configuration Setting Area" is described after section name which is described in line 7 of set\_csa.850, the start address of section name(CSA\_SECTION) corresponding to “Reset Vector (PE0)” is specified to the address FF32 1380H (FF32 1000H+ 0380H).

Also, as the area is set between “Reset Vector(PE0)”(FF32 1380) and “OPBT23”(FF32 13FC) ,the section size is specified to 0x80 in this example of setting.

**Table 51.10 Base address of Configuration Setting Area in case of Area 0 is valid (FSWASTAT\_0.CFGVA=0)**

Base Address Name <CSAk_base> (k = f, b)	Base Address	Bus Group
<CSAf_base>	FF32 0800 <sub>H</sub> (Configuration Setting Area 0)	P-Bus Group 1
<CSAb_base>	FF32 1000 <sub>H</sub> (Configuration Setting Area 1)	P-Bus Group 1

f ... front side (valid). b... back side (invalid).

**Table 51.51 Configuration Setting Area (1/2)**

Name	Address <sup>9</sup>	State at the shipping <sup>1</sup>	Write Protection ID <sup>2</sup>	Read Protection ID <sup>3</sup>	CSAVOF/CSAVOFC Number
Reset Vector (PE0)	<CSAk_base>+ 0380 <sub>H</sub>	0000 0000 <sub>H</sub>	Customer ID A	—	12

```

CONSTANTS
{
    :
    CSA_START = 0xFF321380
    CSA_SIZE  = 0x80
    :
}

MEMORY
{
    :
    CSA      : ORIGIN = CSA_START,          LENGTH = CSA_SIZE
    :
}

SECTIONS
{
    :
    CSA_SECTION align(4) :>CSA
    :
}
    
```

Figure 4.2 Example of Setting section address

### 4.2 Data preparation

It sets Reset vector and each Option Bytes which allocated in Configuration Setting Area by the .dw pseudo instruction as Figure 4.3. The .dw pseudo instruction is the assembler instruction that initialize memory in units of 4 bytes. The comment "[Modified]" indicates where to change the value from the initial value.

```

File Edit View Block Tools Version Config Windows Help
C:\Users#a5105348#Documents#GHS Projects#U2A16#Rev. 1.01#OPBT#u2a16_startup_ghs#set_csa.850
1 |
2 |
3 | -----
4 | -- set Configuration Setting Area (Option Bytes, Reset Vector)
5 | -----
6 | .section "CSA_SECTION", const
7 | .align 4
8 | .dw 0x00000000 -- Reset Vector (PE0) Shipping : 0x00000000
9 | .dw 0x00000000 -- Reset Vector (PE1) Shipping : 0x00000000 [Modified]
10 | .dw 0x00800000 -- Reset Vector (PE2) Shipping : 0x00800000
11 | .dw 0x00800000 -- Reset Vector (PE3) Shipping : 0x00800000
12 | .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
13 | .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
14 | .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
15 | .dw 0x3FF30010 -- Option byte 0 (OPBT0) Shipping : 0x3FF30010
16 | .dw 0xF0FB0000 -- Option byte 1 (OPBT1) Shipping : 0xF0FB0000
17 | .dw 0x7FFFFFFF -- Option byte 2 (OPBT2) Shipping : 0x7FFFFFFF
18 | .dw 0xF1FFFEFC -- Option byte 3 (OPBT3) Shipping : 0xF1FFFEFC [Modified]
19 | .dw 0x0C0C0C0F -- Option byte 4 (OPBT4) Shipping : 0x0C0C0C0F
20 | .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
21 | .dw 0xFFFF0FC3 -- Option byte 6 (OPBT6) Shipping : 0xFFFF0FC3
22 | .dw 0xFFFFFFFF -- Option byte 7 (OPBT7) Shipping : 0xFFFFFFFF
23 | .dw 0xFFFFFFFF -- Option byte 8 (OPBT8) Shipping : 0xFFFFFFFF
24 | .dw 0xFFFF1FFFF -- Option byte 9 (OPBT9) Shipping : 0xFFFF1FFFF
25 | .dw 0xFBFD288E -- Option byte 10 (OPBT10) Shipping : 0xFBFD288E
26 | .dw 0xEFFFFFFF -- Option byte 11 (OPBT11) Shipping : 0xEFFFFFFF [Modified]
27 | .dw 0xFFFFFFFF -- Option byte 12 (OPBT12) Shipping : 0xFFFFFFFF
28 | .dw 0xFFFFFFFF -- Option byte 13 (OPBT13) Shipping : 0xFFFFFFFF
29 | .dw 0x00000192 -- Option byte 14 (OPBT14) Shipping : 0x00000192
30 | .dw 0xFFFFFFFF -- Reserved Shipping : 0xFFFFFFFF
31 | .dw 0x6FFFFFFF -- Option byte 16 (OPBT16) Shipping : 0x6FFFFFFF
32 | .dw 0xFFFFFFFF -- Option byte 17 (OPBT17) Shipping : 0xFFFFFFFF
33 | .dw 0xFFFFFFFF -- Option byte 18 (OPBT18) Shipping : 0xFFFFFFFF
34 | .dw 0xFFFFFFFF -- Option byte 19 (OPBT19) Shipping : 0xFFFFFFFF
35 | .dw 0xF088FF00 -- Option byte 20 (OPBT20) Shipping : 0xF088FF00
36 | .dw 0x000000CC -- Option byte 21 (OPBT21) Shipping : 0x000000CC
37 | .dw 0xC000C000 -- Option byte 22 (OPBT22) Shipping : 0xC000C000
38 | .dw 0xFFFFC000 -- Option byte 23 (OPBT23) Shipping : 0xFFFFC000
39 |
Ln 1/39, Col 1

```

Figure 4.3 Preparation of Reset vector, Option Bytes data



### 4.3 Build project and Download to debug tool

Follow the procedure below for writing Option Bytes to U2A.  
The set Option Bytes are valid from the next reset release.

① Build execution

Executes build and checks no error comment on MULTI output window.




Figure 4.4 Build execution

## ② Debug execution

Execute debug on MULTI window.




Figure 4.5 Debug execution


## ③ Allowance setting for writing Option Bytes

Execute the follow command on the cmd tab of MULTI Window for allowance downloading to the configuration setting area.

```
target FLASHEXTRA config1 on
```

Execute the follow command on the cmd tab of MULTI Window for checking allowance downloading to the configuration setting area.

```
target FLASHEXTRA
```



```

C:\U2A16 Startup\StartupBuild:0x1 - MULTI Debugger
File  Debug  View  Browse  Target  TimeMachine  Tools  Config  Windows  Help
Target: 850eserv2 Debug Connection
Status: STOPPED 0x18c0 _start: e200
          0x18c2 _start+0x2: ff800004
Source: File: Func: _start
MULTI> target FLASHEXTRA config1 on
MULTI> target FLASHEXTRA
Extend Data area(0xff320000-0xff3207ff) access is disabled
Configuration Setting area 0(0xff320840-0xff320843) access is disabled (OTP)
Configuration Setting area 0(0xff320844-0xff320fff) access is disabled
Configuration Setting area 1(0xff321040-0xff321043) access is enabled (OTP)
Configuration Setting area 1(0xff321044-0xff3217ff) access is enabled
Security Setting area 0(0xff321840-0xff32184b) access is disabled (OTP)
Security Setting area 0(0xff32184c-0xff321fff) access is disabled
Security Setting area 1(0xff322040-0xff32204b) access is disabled (OTP)
Security Setting area 1(0xff32204c-0xff3227ff) access is disabled
Block Protection area 0(FPSYS0)(0xff322840-0xff32287f) access is disabled (OTP)
Block Protection area 0(FPSYS0)(0xff322880-0xff322fff) access is disabled
Block Protection area 1(FPSYS0)(0xff323040-0xff32307f) access is disabled (OTP)
Block Protection area 1(FPSYS0)(0xff323080-0xff3237ff) access is disabled
Erase Counter area(0xff325000-0xff3267ff) access is disabled (OTP)
Erase Counter area(0xff326800-0xff327fff) access is disabled (OTP)
Block Protection area 0(FPSYS1)(0xff340040-0xff34007f) access is disabled (OTP)
Block Protection area 0(FPSYS1)(0xff340080-0xff3407ff) access is disabled
Block Protection area 1(FPSYS1)(0xff340840-0xff34087f) access is disabled (OTP)
Block Protection area 1(FPSYS1)(0xff340880-0xff340fff) access is disabled
Erase Counter area(0xff341000-0xff3427ff) access is disabled (OTP)
Erase Counter area(0xff342800-0xff343fff) access is disabled (OTP)
Switch area 0(0xff373800-0xff373fff) access is disabled (OTP)
Switch area 1(0xff374000-0xff3747ff) access is disabled
Tag area(0xff374800-0xff374fff) access is disabled (OTP)
Data Flash (Blank check) area(0xff400000-0xff48ffff) access is disabled (OTP)
Extend Data (Blank check) area(0xff520000-0xff5207ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff520800-0xff5217ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff521800-0xff5227ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff522800-0xff5237ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff525000-0xff5267ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff526800-0xff527fff) access is disabled (OTP)
Extend Data (Blank check) area(0xff540000-0xff540fff) access is disabled (OTP)
Extend Data (Blank check) area(0xff541000-0xff5427ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff542800-0xff543fff) access is disabled (OTP)
Extend Data (Blank check) area(0xff573800-0xff5747ff) access is disabled (OTP)
Extend Data (Blank check) area(0xff574800-0xff574fff) access is disabled (OTP)
MULTI>
  
```

Figure 4.6 Permission setting for writing Reset vector and Option Bytes

④ Download to debug tool

After executing the download to debug tool, the Option Bytes value is written to the "Configuration Setting Area" on the flash memory.




Figure 4.7 Download execution

After download successfully, the allowance setting is changed to "disabled".




Figure 4.8 Download successfully

Writing the Option Bytes could be completed through the above procedure.

## Revision History

Rev.	Date	Revision contents	
		Page	Summary
0.50	2019.04.08	-	1 <sup>st</sup> edition
0.70	2020.03.31	-	Supporting U2A16 Adding Chapter 4. How to write Option Bytes to U2A (MULTI)
1.00	2020.09.30	-	Revision update
1.01	2021.03.18	-	Modified OPBT2 value. Adding a Section 1.1 Note.

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

### 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

### 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

### 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

### 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

### 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

### 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).