

#### EEPROM PROGRAMMABLE CLOCK GENERATOR

#### 5V49EE502

### **Description**

The 5V49EE502 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually programmable, allowing for four unique non-integer-related frequencies. The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. Automatic or manual switchover function allows any one of the redundant clocks to be selected during normal operation.

The 5V49EE502 is in-system, programmable and can be programmed through the use of I<sup>2</sup>C interface. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up.


Each of the four PLLs has an 7-bit reference divider and a 12-bit feedback divider. This allows the user to generate four unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and/or fractional divides are allowed on two of the PLLs.

There are a total of four 8-bit output dividers. Each output bank can be configured to support LVTTL, LVPECL, LVDS or HCSL logic levels. Out0 (Output 0) supports 3.3V single-ended standard only. The outputs are connected to the PLLs via a switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function is programmable.

#### **Features**


- Four internal PLLs
- Internal non-volatile EEPROM
- Fast (400kHz) mode I<sup>2</sup>C serial interface
- Input frequency range: 1MHz to 200MHz
- Output frequency range: 4.9kHz to 500MHz
- Reference crystal input with programmable linear load capacitance
  - Crystal frequency range: 8MHz to 50MHz
- Two independently controlled VDDO (1.8V to 3.3V)
- Each PLL has a 7-bit reference divider and a 12-bit feedback-divider
- 8-bit output-divider blocks
- · Fractional division capability on one PLL
- Two of the PLLs support spread spectrum generation capability
- I/O standards:
  - Outputs: 1.8V to 3.3 V LVTTL/ LVCMOS
  - Outputs: LVPECL, LVDS and HCSL
  - Inputs: 3.3 V LVTTL/ LVCMOS
- Programmable slew rate control
- Programmable loop bandwidth
- Programmable output inversion to reduce bimodal jitter
- Redundant clock inputs with auto and manual switchover options
- Individual output enable/disable
- Power-down mode
- 3.3V core V<sub>DD</sub>
- Available in 24-QFN package
- -40° to +85°C industrial temperature operation

## **Block Diagram**



- 1. OUT1 & OUT2 and OUT3 & OUT6 pairs can be configured to be LVDS, LVPECL or HCSL, or two single-ended LVTTL outputs. 2. CLKIN, CLKSEL, SD/OE and SEL[2:0] have pull down resistors.

## **Pin Configuration**



## **Pin Descriptions**


Pin#	Pin Name	I/O	Pin Type	Pin Description
1	VDD		Power	Device power supply. Connect to 3.3V.
2	XOUT	0	LVTTL	CRYSTAL_OUT – Reference crystal feedback.
3	XIN / REF	I	LVTTL	CRYSTAL_IN – Reference crystal input or external reference clock input.
4	VDDx		Power	Crystal oscillator power supply. Connect to 3.3V through $5\Omega$ resistor. Use filtered analog power supply if available.
5	CLKIN	I	LVTTL	Input clock. Weak internal pull down resistor.
6	GND		Power	Connect to Ground.
7	OUT1	0	Adjustable <sup>1</sup>	Configurable clock output 1.
8	OUT2	0	Adjustable <sup>1</sup>	Configurable clock output 2.
9	VDD01		Power	Device power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1and OUT2.
10	VDD		Power	Device power supply. Connect to 3.3V.
11	SDAT	I/O	Open Drain	Bidirectional I <sup>2</sup> C data. An external pull-up resistor is required. See I <sup>2</sup> C specification for pull-up value recommendation.
12	SCLK	I	LVTTL	I <sup>2</sup> C clock. An external pull-up resistor is required. See I <sup>2</sup> C specification for pull-up value recommendation.
13	CLKSEL	I	LVTTL	Input clock selector. Weak internal pull down resistor.
14	AVDD		Power	Device analog power supply. Connect to 3.3V. Use filtered analog power supply if available.
15	GND		Power	Connect to Ground.
16	OUT6	0	Adjustable <sup>1</sup>	Configurable clock output 6.

Pin#	Pin Name	I/O	Pin Type	Pin Description
17	OUT3	0	Adjustable <sup>1</sup>	Configurable clock output 3.
18	VDDO3		Power	Device power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT3 and OUT6.
19	SEL2	I	LVTTL	Configuration select pin. Weak internal pull down resistor.
20	SEL1	I	LVTTL	Configuration select pin. Weak internal pull down resistor.
21	SEL0	I	LVTTL	Configuration select pin. Weak internal pull down resistor.
22	SD/OE	I	LVTTL	Enables/disables the outputs or powers down the chip. The SP bit (0x02) controls the polarity of the signal to be either active HIGH or LOW. (Default is active LOW.) Weak internal pull down resistor.
23	OUT0	0	Adjustable <sup>1</sup>	Configurable clock output 0.
24	GND		Power	Connect to Ground.


<sup>1.</sup>Outputs are user programmable to drive single-ended 3.3-V LVTTL, or differential LVDS, LVPECL or HCSL interface levels 2. Analog power plane should be isolated from a 3.3V power plane through a ferrite bead. 3. Each power pin should have a dedicated 0.01µF de-coupling capacitor. Digital VDDs may be tied together.

<sup>4.</sup> Unused clock inputs (REFIN or CLKIN) must be pulled high or low - they cannot be left floating. If the crystal oscillator is not used, XOUT must be left floating.

## **PLL Features and Descriptions**



**PLL0 Block Diagram** 



PLL1, PLL2 and PLL3 Block Diagram

	Pre-Divider (D) <sup>1</sup> Values	Multiplier (M) <sup>2</sup> Values	Programmable Loop Bandwidth	Spread Spectrum Generation Capability
PLL0	1 - 127	10 - 8206	Yes	Yes
PLL1	1 - 127	1 - 4095	Yes	No
PLL2	1 - 127	1 - 4095	Yes	No
PLL3	3 - 127	12 - 4095	Yes	Yes

1.For PLL0, PLL1 and PLL2, D=0 means PLL power down. For PLL3, 0, 1, and 2 are DNU (do not use) 2.For PLL0, M = 2\*N + A + 1 (for A > 0); M = 2\*N (for A = 0); A  $\leq$  N-1. For PLL1, PLL2 and PLL3, M=N.

# Reference Clock Input Pins and Selection

The 5V49EE502 supports up to two clock inputs. One of the clock inputs (XIN/ REF) can be driven by either an external crystal or a reference clock. The second clock input (CLKIN) can only be driven from an external reference clock. The CLKSEL pin selects the input clock from either XTAL/REF or CLKIN.

Either clock input can be set as the primary clock. The primary clock designation is to establish which is the main reference clock to the PLLs. The non-primary clock is designated as the secondary clock in case the primary clock goes absent and a backup is needed. The PRIMSRC bit (0xBE through 0xC3) determines which clock input will be selected as primary clock. When PRIMSRC bit is "0", XIN/REF is selected as the primary clock, and when "1", CLKIN as the primary clock.

The two external reference clocks can be manually selected using the CLKSEL pin. The SM bits (0xBE through 0xC3) must be set to "0x" for manual switchover which is detailed in SWITCHOVER MODES section.

#### Crystal Input (XIN/REF)

The crystal used should be a fundamental mode quartz crystal; overtone crystals should not be used.

When the XIN/REF pin is driven by a crystal, it is important to set the internal inverter oscillator drive strength and tuning/load capacitor values correctly to achieve the best clock performance. These values are programmable through I<sup>2</sup>C interface to allow for maximum compatibility with crystals from various manufacturers, processes, performances, and qualities. The internal load capacitors are true parallel-plate capacitors for ultra-linear performance. Parallel-plate capacitors were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. External non-linear crystal load capacitors should not be used for applications that are sensitive to absolute frequency requirements. The value of the internal load capacitors are determined by XTAL[4:0] bits. The load capacitance can be set with a resolution of 0.125pF for a total crystal load ranging from 3.5pF to 7.5pF. Check with the crystal vendor's load capacitance specification for the exact setting to tune the internal load capacitor. The following equation governs how the total internal load capacitance is set.

XTAL load cap = 3.5pF + XTAL[4:0] \* 0.125pF (Eq. 1)

Parameter	Bits	Step (pF)	Min (pF)	Max (pF)
XTAL	8	0.125	0	4

When using an external reference clock instead of a crystal on the XTAL/REF pin, the input load capacitors may be completely bypassed. This allows for the input frequency to be up to 200MHz. When using an external reference clock, the XOUT pin must be left floating, XTAL must be programmed to the default value of "00h", and the crystal drive strength bit, XDRV (0x06), must be set to the default value of "11h".

#### **Switchover Modes**

The 5V49EE502 features redundant clock inputs which supports both Automatic and Manual switchover mode. These two modes are determined by the configuration bits, SM (0xBE through 0xC3). The primary clock source can be programmed, via the PRIMSRC bit, to be either XIN/REF or CLKIN. The other clock input will be considered as the secondary source. Note that the switchover modes are asynchronous. If the reference clocks are directly routed to OUTx with no phase relationship, short pulses can be generated during switchover. The automatic switchover mode will work only when the primary clock source is XIN/REF. Switchover modes are not supported for crystal input configurations.

#### **Manual Switchover Mode**

When SM[1:0] is "0x", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. As previously mentioned, the primary and secondary clock source setting is determined by the PRIMSRC bit. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift, depending on the exact phase and frequency relationship between the primary and secondary clocks.

#### **Automatic Switchover Mode**

The redundant inputs are in automatic switchover mode. Automatic switchover mode has revertive functionality. The input clock selection will switch to the secondary clock source when there are no transitions on the primary clock source for two secondary clock cycles. If both reference clocks are at different frequencies, the device will always remain on the primary clock unless it is absent for two secondary clock cycles. The secondary clock must always run at a frequency less than or equal to the primary clock frequency.

# Reference Divider, Feedback Divider, and Output Divider

Each PLL incorporates a 7-bit reference divider (D[6:0]) and a 12-bit feedback divider (N[11:0]) that allows the user to generate four unique non-integer-related frequencies. Each output divide supports 8-bit output-divider (PM and Q[7:0]). The following equation governs how the output frequency is calculated.

$$F_{OUT} = \frac{F_{IN} * \left(\frac{M}{D}\right)}{ODIV}$$
 (Eq. 1)

Where FIN is the reference frequency, M is the total feedback-divider value, D is the reference divider value, ODIV is the total output-divider value, and FOUT is the resulting output frequency.

For PLLO,

$$M = 2 * N + A + 1 (for A>0)$$

$$M = 2 * N (for A = 0)$$

For PLL1, PLL2 and PLL3,

M = N

PM and Q[6:0] are the bits used to program the 8-bit output-dividers for outputs OUT1-6. OUT0 does not have any output divide along its path. The 8-bit output-dividers will bypass or divide down the output banks' frequency with even integer values ranging from 2 to 256.

There is the option to choose between disabling the output-divider, utilizing a div/1, a div/2, or the 7-bit Q-divider by using the PM bit. If the output is disabled, it will be driven High, Low or High Impedance, depending on OEM[1:0]. Each bank, except for OUT0, has a PM bit. When disabled, no clocks will appear at the output of the divider, but will remain powered on. The output divides selection table is shown below.

Q[6:0]	PM	Output Divider
111 1111	0	Disabled
	1	/1
<111 1111	0	/2
	1	/((Q[6:0] + 2) * 2)

Note that the actual 7-bit Q-divider value has a 2 added to the integer value Q and the outputs are routed through another div/2 block. The output divider should never be disabled unless the output bank will never be used during normal operation. The output frequency range for LVTTL outputs are from 4.9kHz to 200MHz. The output frequency for LVPECL/LVDS/HCSL outputs range from 4.9kHz to 500MHz.

#### **Spread Spectrum Generation (PLL0)**

PLL0 supports spread spectrum generation capability, which users have the option of turning on or off. Spread spectrum profile, frequency, and spread amplitude are fully programmable. The programmable spread spectrum generation parameters are TSSC[3:0], NSSC[2:0], SS\_OFFSET[5:0], SD[3:0], DITH, and X2 bits. These bits are in the memory address from 0xAC to 0xBD for PLL0. The spread spectrum generation on PLL0 can be enabled/disabled using the TSSC[3:0] bits. To enable spread spectrum, set TSSC > '0' and set NSSC[2:0], SS\_OFFSET[5:0], SD[3:0], and the A[3:0] (in the total M value) accordingly. To disable spread spectrum generation, set TSSC = '0'.

#### TSSC[3:0]

These bits are used to determine the number of phase/frequency detector cycles per spread spectrum cycle (ssc) steps. The modulation frequency can be calculated with the TSSC bits in conjunction with the NSSC bits. Valid TSSC integer values for the modulation frequency range from 5 to 14. Values of 0-4 and 15 should not be used.

#### NSSC[2:0]

These bits are used to determine the number of delta-encoded samples used for a single quadrant of the spread spectrum waveform. All four quadrants of the spread spectrum waveform are mirror images of each other. The modulation frequency is also calculated based on the NSSC bits in conjunction with the TSSC bits. Valid NSSC integer values range from 1 to 6. Values of 0 and 7 should not be used.

#### SS\_OFFSET[5:0]

These bits are used to program the fractional offset with respect to the nominal M integer value. For center spread, the SS\_OFFSET is set to '0' so that the spread spectrum waveform is centered about the nominal M (Mnom) value. For down spread, the SS\_OFFSET > '0' such the spread spectrum waveform is centered about the (Mideal -1 +SS\_Offset) value. The downspread percentage can be thought of in terms of center spread. For example, a downspread of -1% can also be considered as a center spread of  $\pm 0.5\%$  but with Mnom shifted down by one and offset. The SS\_OFFSET has integer values ranging from 0 to 63.

#### SD[3:0]

These bits are used to shape the profile of the spread spectrum waveform. These are delta-encoded samples of the waveform. There are twelve sets of SD samples. The NSSC bits determine how many of these samples are used for the waveform. The sum of these delta-encoded samples (sigma delta- encoded samples) determine the amount of spread and should not exceed (63 - SS\_OFFSET). The maximum spread is inversely proportional to the nominal M integer value.

#### DITH

This bit is used for dithering the sigma-delta-encoded samples. This will randomize the least-significant bit of the input to the spread spectrum modulator. Set the bit to '1' to enable dithering.

#### **X2**

This bit will double the total value of the sigma-delta-encoded-samples which will increase the amplitude of the spread spectrum waveform by a factor of two. When X2 is '0', the amplitude remains nominal but if set to '1', the amplitude is increased by x2. The following equations govern how the spread spectrum is set:

$$Tssc = TSSC[3:0] + 2 (Eq. 2)$$

$$Nssc = NSSC[2:0] * 2 (Eq. 3)$$

$$SD[3:0]K = S_{J+1}(unencoded) - S_{J}(unencoded)$$
 (Eq. 4)

where S<sub>J</sub> is the unencoded sample out of a possible 12 and SD<sub>K</sub> is the delta-encoded sample out of a possible 12.

Amplitude = 
$$((2*N[11:0] + A[3:0] + 1) * Spread% / 100) / 2$$
  
(Eq. 5)

if 1 < Amplitude < 2, then set X2 bit to '1'.

#### Modulation frequency:

$$F_{PFD} = F_{IN}/D$$
 (Eq. 6)

#### Spread:

$$\Sigma \Delta = SD_0 + SD_1 + SD_2 + \dots + SD_{11}$$

the number of samples used depends on the Nssc value


$$\Sigma\Delta \leq$$
 63 - SS\_OFFSET

$$\pm$$
Spread% =  $(\Sigma \Delta * 100)/(64 * (2*N[11:0] + A[3:0] + 1) (Eq. 9)$ 

#### **Profile:**

Waveform starts with SS\_OFFSET, SS\_OFFSET + SD<sub>J</sub>, SS\_OFFSET + SD<sub>J+1</sub>, etc.

#### Spread Spectrum Using Sinusoidal Profile



#### Example

FIN = 25MHz, FOUT = 100MHz, Fssc = 33kHz with center spread of  $\pm 2\%$ . Find the necessary spread spectrum register settings.

Since the spread is center, the SS\_OFFSET can be set to '0'. Solve for the nominal M value; keep in mind that the nominal M should be chosen to maximize

the VCO. Start with D = 1, using Eq.6 and Eq.7.

 $M_{NOM} = 1200MHz / 25MHz = 48$ 

Using Eq.4, we arbitrarily choose N = 22, A = 3. Now that we have the nominal M value, we can determine TSSC and NSSC by using Eq.8.

Nssc × Tssc = 25MHz / (33kHz × 4) = 190

However, using Eq. 2 and Eq.3, we find that the closest value is when TSSC = 14 and NSSC = 6. Keep in mind to maximize the number of samples used to enhance the profile of the spread spectrum waveform.

$$Tssc = 14 + 2 = 16$$

$$Nssc = 6 \times 2 = 12$$

$$Nssc \times Tssc = 192$$

Use Eq.10 to determine the value of the sigma-delta-encoded samples.

$$\pm 2\% = (\Sigma \Delta * 100)/(64 \times 48)$$

$$\Sigma \Delta = 61.4$$

Either round up or down to the nearest integer value. Therefore, we end up with 61 or 62 for sigma-delta-encoded samples. Since the sigma-delta-encoded samples must not exceed 63 with SS\_OFFSET set to '0', 61 or 62 is well within the limits. It is the discretion of the user to define the shape of the profile that is better suited for the intended application.

Using Eq. 9 again, the actual spread for the sigma-delta-encoded samples of 56 and 57 are ±1.99% and ±2.02%, respectively.

Use Eq.10 to determine if the X2 bit needs to be set;

Amplitude = 
$$48 \times (1.99 \text{ or } 2.02) / 100/2 = 0.48 < 1$$

Therefore, the X2 = 0'. The dither bit is left to the discretion of the user.

The example above was of a center spread using spread spectrum. For down spread, the nominal M value can be set one integer value lower to 47.

Note that the 5V49EE502 should not be programmed with TSSC > '0', SS\_OFFSET = '0', and SD = '0' in order to prevent an unstable state in the modulator.

The PLL loop bandwidth must be at least 10x the modulation frequency along with higher damping (larger  $\omega$ uz) to prevent the spread spectrum from being filtered and reduce extraneous noise. Refer to the LOOP FILTER section for more detail on  $\omega$ uz. The A[3:0] must be used for spread spectrum, even if the total multiplier value is an even integer.

#### **Spread Spectrum Generation (PLL3)**

PLL3 support spread spectrum generation capability, which users have the option of turning on and off. Spread spectrum profile, frequency, and spread are fully programmable (within limits). The technique is different from that used in PLL0. The programmable spread spectrum generation parameters are SS\_D3[7:0], SSVCO[15:0], SSENB, IP3[4:0] and RZ3[3:0] bits. These bits are in the memory address range of 0x4C to 0x85 for PLL3. The spread spectrum generation on PLL3 can be enabled/disabled using the SSENB bit. To enable spread spectrum, set SSENB = '1'.

#### For Spread Enabled:

Spread spectrum is configured using SS\_D3(spread spectrum reference divide)

$$SS_D3 = \frac{F_{IN}}{4 * F_{MOD}}$$
 (Eq. 10)

and SSVCO (spread spectrum loop feedback counter).

SSVCO = 
$$[0.5 * \frac{F_{VCO}}{F_{MOD}} * (1 + SS/400) + 5]$$
 (Eq. 11)

SS is the total Spread Spectrum amount (I.e. center spread  $\pm 0.5\%$  has a total spread of 1.0% and down spread -0.5% has a total spread of 0.5%.)

#### **Loop Filter**

The loop filter for each PLL can be programmed to optimize the jitter performance. The low-pass frequency response of the PLL is the mechanism that dictates the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide loop bandwidth is best for low-jitter frequency generation. The specific loop filter components that can be programmed are the resistor via the RZ[3:0] bits, zero capacitor via the CZ bit (for PLL0, PLL1 and PLL2), and the charge pump current via the IP[2:0] bits (for PLL0, PLL1 and PLL2) or IP[3:0] (for PLL3).

The following equations govern how the loop filter is set for PLL0 - PLL2:

Resistor (Rz) =  $(RZ[0] + 2 \times RZ[1] + 4 \times RZ[2] + 8 \times RZ[3]) \times 4.0$ kOhm

Pole capacitor (Cp) = 15pF

Charge pump (Ip) = 
$$6 \times (IP[0] + 2 \times IP[1] + 4 \times IP[2])$$
 uA

VCO gain (Kvco) = 900 MHz/V × 
$$2\pi$$

The following equations govern how the loop filter is set for PLL3:

For Non-Spread Spectrum Operation:

$$Resistor(Rz) = {(12.5 + 12.5*(RZ[1] + 2*RZ[2] + 4*RZ[3])) \atop * RZ[0] + 6*(1 - RZ[0])} kOhms (Eq. 12)$$

For Spread Spectrum Operation:

$$Resistor(Rz) = {62.5 + 12.5*(RZ[1] + 2*RZ[2] + 4*RZ[3])) \atop * RZ[0] + 6*(1 - RZ[0])} kOhms (Eq. 13)$$

Zero capacitor (Cz) = 250pF

Pole capacitor (Cp) = 15pF


For Non-Spread Spectrum Operation:

$$\frac{\text{Charge}}{\text{pump (lp)}} = \frac{24*(1+(2*IP[0])+(4*IP[1])+(8*IP[2]))}{3+(5*IP[3])+(11*IP[4])} \quad \text{A (Eq. 14)}$$

For Spread Spectrum Operation:

Charge pump (lp) = 
$$\frac{12*(1+(2*IP[0])+(4*IP[1])+(8*IP[2]))}{27+(5*IP[3])+(11*IP[4])} A (Eq. 14)$$

VCO gain (Kyco) = 900 MHz/V ×  $2\pi$ 



#### **EEPROM PROGRAMMABLE CLOCK GENERATOR**

#### **PLL Loop Bandwidth:**

Charge pump gain  $(K\phi)$  = Ip /  $2\pi$ 

VCO gain (Kvco) = 900 MHz/V ×  $2\pi$ 

M = Total multiplier value (See the Reference Divider, Feedback Divider and Output Divider section for more detail)

$$\omega c = (Rz \times K\phi \times Kvco \times Cz)/(M \times (Cz + Cp))$$

$$Fc = \omega c / 2\pi$$

Note, the phase/frequency detector frequency (FPFD) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce the phase margin thus compromising loop stability.

To determine if the loop is stable, the phase margin  $(\phi m)$  needs to be calculated as follows.

#### **Phase Margin:**

$$\omega z = 1 / (Rz \times Cz)$$

$$\omega p = (Cz + Cp)/(Rz \times Cz \times Cp)$$

$$\phi m = (360 / 2\pi) * [tan_{-1}(\omega c / \omega z) - tan_{-1}(\omega c / \omega p)]$$

To ensure stability in the loop, the phase margin is recommended to be > 60° but too high will result in the lock time being excessively long. Certain loop filter parameters would need to be compromised to not only meet a required loop bandwidth but to also maintain loop stability.

### SEL[2:0] Function

The 5V49EE502 can support up to six unique configurations. Users may pre-programmed all these configurations, and select the configurations using SEL[2:0] pins. Alternatively, users may use I<sup>2</sup>C interface to configure these registers on-the-fly.

SEL2	SEL1	SEL0	Configuration Selections
0	0	0	Select CONFIG0
0	0	1	Select CONFIG1
0	1	0	Select CONFIG2
0	1	1	Select CONFIG3
1	0	0	Select CONFIG4
1	0	1	Select CONFIG5
1	1	0	Reserved (Do not use)
1	1	1	Reserved (Do not use)

#### **Crystal/Clock Selection**

XTCLKSEL bit is used to bypass a crystal oscillator circuit when external clock source is used.

PRIMSRC bit is used to select a primary clock from XIN/REF and CLKIN.

PRIMSRC bit	Primary	Secondary
0	XIN/REF	CLKIN
1	CLKIN	XIN/REF


<b>CLKSEL</b> input	Clock Source
0	Primary Clock Source
1	Secondary Clock Source

CLKSEL	PRIMSRC	Reference Clock
0	0	XIN/REF
0	1	CLKIN
1	0	CLKIN
1	1	XIN/REF

SMx[1:0]	Switching Mode	Primary to Secondary	Secondary to Primary
0x	Manual	No	No
10	Auto	Yes	No
11	Auto-Revertive	Yes	Yes

#### **SD/OE Pin Function**

The polarity of the SD/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (0x02). When SP is "0" (default), the pin becomes active LOW and when SP is "1", the pin becomes active HIGH. The SD/OE pin can be configured as either to shutdown the PLLs or to enable/disable the outputs.



**Truth Table** 

SH bit	SP bit	OSn bit	OEn bit	SD/OE	OUTn
0	0	0	Х	Х	High-Z <sup>2</sup>
0	0	1	0	Х	Enabled
0	0	1	1	0	Enabled
0	0	1	1	1	Suspended
0	1	0	Х	Х	High-Z <sup>2</sup>
0	1	1	0	Х	Enabled
0	1	1	1	0	Suspended
0	1	1	1	1	Enabled
1	0	0	Х	0	High-Z <sup>2</sup>
1	0	1	0	0	Enabled
1	0	1	1	0	Enabled
1	1	0	Х	0	High-Z <sup>2</sup>
1	1	1	0	0	Enabled
1	1	1	1	0	Suspended
1	Х	х	Х	1	Suspended <sup>1</sup>

Note 1 : Global Shutdown

Note 2: Hi-Z regardless of OEM bits

### Configuration OUTx IO Standard

Users can configure the individual output IO standard from a specified 1.8V to 3.3V power supplies. Each output can support 1.8V to 3.3V LVTTL. Each output pair can support LVDS, LVPECL or HCSL from the specified 3.3V power supply. OUT0 can only be 3.3V single-ended output.

#### **Programming the Device**


I<sup>2</sup>C may be used to program the 5V49EE502.

- Device (slave) address = 7'b1101010

## I<sup>2</sup>C Programming


The 5V49EE502 is programmed through an I<sup>2</sup>C-Bus serial interface, and is an I<sup>2</sup>C slave device. The read and write transfer formats are supported. The first byte of data after a write frame to the correct slave address is interpreted as the register address; this address auto-increments after each byte written or read.

The frame formats are shown in the following illustration.



**Framing** 

Each frame starts with a "Start Condition" and ends with an "End Condition". These are both generated by the Master device.



The first byte transmitted by the Master is the Slave Address followed by the  $R\overline{W}$  bit. The Slave acknowledges by sending a "1" bit.

### First Byte Transmitted on I<sup>2</sup>C Bus

#### External I<sup>2</sup>C Interface Condition

	From Master to Slave
	From Master to Slave, but can be omitted if followed by the correct sequence Normally, data transfer is terminated by a STOP condition generated by the Master. However, if the Master still wishes to communicate on the bus, it can generate a separate START condition, and address another Slave address without first generating a STOP condition.
	From Slave to Master
SYMBOLS:	
	ACK - Acknowledge (SDAT LOW)
	NACK - Not Acknowledge (SDAT HIGH)
	SR – Repeated Start Condition
	S – START Condition
	P – STOP Condition

#### **Progwrite**

KEY:

S	Address	R/W	ACK	Command Code	ACK	Register	ACK	Data	ACK	Р
	7-bits	0	1-bit	8-bits: xxxx xx00	1-bit	8-bits	1-bit	8-bits	1-bit	

#### **Progwrite Command Frame**

Writes can continue as long as a Stop condition is not sent and each byte will increment the register address.

#### **Progread**

Note: If the expected read command is not from the next higher register to the previous read or write command, then set a known "read" register address prior to a read operation by issuing the following command:

S	Address	R/W	ACK	Command Code	ACK	Register	ACK	Р
	7-bits	0	1-bit	8-bits: xxxx xx00	1-bit	8-bits	1-bit	

Prior to Progread Command Set Register Address

The user can ignore the STOP condition above and use a repeated START condition instead, straight after the slave acknowledgement bit (i.e., followed by the Progread command):

S	Address	R/W	ACK	ID Byte	ACK	Data_1	ACK	Data_2	ACK	Data_last	NACK	Р
	7-bits	1	1-bit	8-bits	1-bit	8-bits	1-bit	8-bits	1-bit	8-bits	1-bit	

#### **Progread Command Frame**

#### **Progsave**

S	Address	R/W	ACK	<b>Command Code</b>	ACK	Р
	7-bits	0	1-bit	8-bits: xxxx xx01	1-bit	

Note:

PROGWRITE is for writing to the 5V49EE502 registers.

PROGREAD is for reading the 5V49EE502 registers.

PROGSAVE is for saving all the contents of the 5V49EE502 registers to the EEPROM.

PROGRESTORE is for loading the entire EEPROM contents to the 5V49EE502 registers.

#### **Progrestore**

S	Address	R/W	ACK	Command Code	ACK	Р
	7-bits	0	1-bit	8-bits: xxxx xx10	1-bit	

#### **EEPROM Interface**

The 5V49EE502 can also store its configuration in an internal EEPROM. The contents of the device's internal programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore).

To initiate a save or restore using  $I^2C$ , only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the 5V49EE502 will not generate Acknowledge bits. The 5V49EE502 will acknowledge the instructions after it has completed execution of them. During that time, the  $I^2C$  bus should be interpreted as busy by all other users of the bus.

On power-up of the 5V49EE502, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The 5V49EE502 will be ready to accept a programming instruction once it acknowledges its 7-bit  $I^2C$  address.

## I<sup>2</sup>C Bus DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Level		0.7xV <sub>DD</sub>			V
V <sub>IL</sub>	Input LOW Level				0.3xV <sub>DD</sub>	V
V <sub>HYS</sub>	Hysteresis of Inputs		0.05xV <sub>DD</sub>			V
I <sub>IN</sub>	Input Leakage Current				±1.0	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 3 mA			0.4	V

## I<sup>2</sup>C Bus AC Characteristics for Standard Mode

Symbol	Parameter	Min	Тур	Max	Unit
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	0		100	kHz
t <sub>BUF</sub>	Bus free time between STOP and START	4.7			μs
t <sub>SU:START</sub>	Setup Time, START	4.7			μs
t <sub>HD:START</sub>	Hold Time, START	4			μs
t <sub>SU:DATA</sub>	Setup Time, data input (SDA)	250			ns
t <sub>HD:DATA</sub>	Hold Time, data input (SDA) <sup>1</sup>	0			μs
t <sub>OVD</sub>	Output data valid from clock			3.45	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, data and clock (SDAT, SCLK)			1000	ns
t <sub>F</sub>	Fall Time, data and clock (SDAT, SCLK)			300	ns
t <sub>HIGH</sub>	HIGH Time, clock (SCLK)	4			μs
t <sub>LOW</sub>	LOW Time, clock (SCLK)	4.7			μs
t <sub>SU:STOP</sub>	Setup Time, STOP	4			μs

Note 1: A device must internally provide a hold time of at least 300 ns for the SDAT signal (referred to the  $V_{IH}(MIN)$  of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

## I<sup>2</sup>C Bus AC Characteristics for Fast Mode

Symbol	Parameter	Min	Тур	Max	Unit
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	0		400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START	1.3			μs
t <sub>SU:START</sub>	Setup Time, START	0.6			μs
t <sub>HD:START</sub>	Hold Time, START	0.6			μs
t <sub>SU:DATA</sub>	Setup Time, data input (SDA)	100			ns
t <sub>HD:DATA</sub>	Hold Time, data input (SDA) <sup>1</sup>	0			μs
t <sub>OVD</sub>	Output data valid from clock			0.9	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, data and clock (SDA, SCL)	20 + 0.1xC <sub>B</sub>		300	ns
t <sub>F</sub>	Fall Time, data and clock (SDA, SCL)	20 + 0.1xC <sub>B</sub>		300	ns
t <sub>HIGH</sub>	HIGH Time, clock (SCL)	0.6			μs
t <sub>LOW</sub>	LOW Time, clock (SCL)	1.3			μs
t <sub>SU:STOP</sub>	Setup Time, STOP	0.6	·		μs

Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IH}(MIN)$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 5V49EE502. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Symbol	Description	Min	Max	Unit
V <sub>DD</sub>	Internal Power Supply Voltage	-0.5	+4.6	V
VI	Input Voltage <sup>1</sup>	-0.5	+4.6	V
Vo	Output Voltage (not to exceed 4.6V) <sup>1</sup>	-0.5	V <sub>DD</sub> +0.5	V
T <sub>J</sub>	Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C

<sup>1.</sup>Input negative and output voltage ratings may be exceeded if the input and output current ratings are observed.

### **Recommended Operation Conditions**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD</sub>	Power supply voltage for V <sub>DD</sub> pins supporting core and outputs	3.135	3.3	3.465	V
V <sub>DDX</sub>	Power supply voltage for crystal oscillator. Use filtered analog power supply if available.	3.135	3.3	3.465	V
AV <sub>DD</sub>	Analog power supply voltage. Use filtered analog power supply if available.	3.135	3.3	3.465	V
$V_{DDOX}$	3.3V VDDO Range	3.0	3.3	3.6	V
	2.5V VDDO Range for 2.5V LVTTL	2.25	2.5	2.75	V
	1.8V VDDO Range for 1.8V LVTTL	1.7	1.8	1.9	V
	Power supply voltage for V <sub>DD</sub> pins supporting LVDS/LVPECL/HCSL outputs	3.135	3.3	3.465	V
T <sub>A</sub>	Operating temperature, ambient	-40		+85	°C
C <sub>LOAD_OUT</sub>	Maximum load capacitance (3.3V LVTTL only)			15	pF
	Maximum load capacitance (1.8V/2.5V LVTTL only)			8	pF
F <sub>IN</sub>	External reference crystal	8		50	MHz
	External reference clock CLKIN	1		200	
t <sub>PU</sub>	Power up time for all V <sub>DD</sub> s to reach minimum specified voltage (power ramps must be monotonic)	0.05		5	ms

## Capacitance $(T_A = +25 \, ^{\circ}C)$


Symbol	Parameter	Min	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance (CLKIN, CLKSEL, SD/OE, SDA, SCL, SEL[2:0])		3	7	pF
Pull-down Resistor	CLKIN, CLKSEL, SD/OE, SEL[2:0]		180		kΩ
Crystal Specifi	ications				
XTAL_FREQ	Crystal frequency	8		50	MHz
XTAL_MIN	Minimum crystal load capacitance	3.5			pF
XTAL_MAX	Maximum crystal load capacitance			35.5	pF
XTAL_V <sub>PP</sub>	Voltage swing (peak-to-peak, nominal)	1.5	2.3	3.2	V


## DC Electrical Characteristics for 3.3-V LVTTL <sup>1</sup>

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage		2.4		$V_{DD}$	V
V <sub>OL</sub>	Output LOW Voltage				0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
l <sub>OZDD</sub>	Output Leakage Current	3-state outputs. $V_O = V_{DD}$ or GND, $V_{DD} = 3.6V$			10	μA

Note 1: See "Recommended Operating Conditions" table.

## **Power Supply Characteristics for PLLs and LVTTL Outputs**





18

### **DC Electrical Characteristics for LVDS**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>OT</sub> (+)	Differential Output Voltage for the TRUE binary state	247		454	mV
V <sub>OT</sub> (-)	Differential Output Voltage for the FALSE binary state	-247		-454	mV
$\triangle V_{OT}$	Change in V <sub>OT</sub> between Complimentary Output States			50	mV
Vos	Output Common Mode Voltage (Offset Voltage)	1.125	1.2	1.375	V
△Vos	Change in V <sub>OS</sub> between Complimentary Output States			50	mV
Ios	Outputs Short Circuit Current, $V_{OUT}$ + or $V_{OUT}$ - = 0V or $V_{DD}$		9	24	mA
I <sub>OSD</sub>	Differential Outputs Short Circuit Current, V <sub>OUT</sub> + = V <sub>OUT</sub> -		6	12	mA

## Power Supply Characteristics for LVDS Outputs <sup>1</sup>

Symbol	Parameter	Test Conditions <sup>2</sup>	Тур	Max	Unit
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	REF = LOW Outputs enabled, all outputs unloaded	68	90	mA
I <sub>DDD</sub>	Dynamic V <sub>DD</sub> Power Supply Current per Output	$V_{DD} = Max., C_L = 0pF$	30	45	μA/MHz
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply	F <sub>REFERENCE CLOCK</sub> = 100MHz, C <sub>L</sub> = 2pF	86	130	mA
	Current	F <sub>REFERENCE CLOCK</sub> = 200MHz, C <sub>L</sub> = 2pF	100	150	
		F <sub>REFERENCE CLOCK</sub> = 400MHz, C <sub>L</sub> = 2pF	122	190	

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

### **DC Electrical Characteristics for LVPECL**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>OH</sub>	Output Voltage HIGH, terminated through $50\Omega$ tied to $V_{DD}$ - $2V$	V <sub>DD</sub> - 1.2		V <sub>DD</sub> - 0.9	V
$V_{OL}$	Output Voltage LOW, terminated through $50\Omega$ tied to $\mathrm{V}_{\mathrm{DD}}$ - $2\mathrm{V}$	V <sub>DD</sub> - 1.95		V <sub>DD</sub> - 1.61	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing	0.55		0.93	V

Note 2: The termination resistors are excluded from these measurements.

## Power Supply Characteristics for LVPECL Outputs <sup>1</sup>

Symbol	Parameter	Test Conditions <sup>2</sup>	Тур	Max	Unit
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	REF = LOW Outputs enabled, all outputs unloaded	86	110	mA
I <sub>DDD</sub>	Dynamic V <sub>DD</sub> Power Supply Current per Output	$V_{DD} = Max., C_L = 0pF$	35	50	μA/MHz
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply	F <sub>REFERENCE CLOCK</sub> = 100MHz, C <sub>L</sub> = 2pF	120	180	mA
	Current	F <sub>REFERENCE CLOCK</sub> = 200MHz, C <sub>L</sub> = 2pF	130	190	
		F <sub>REFERENCE CLOCK</sub> = 400MHz, C <sub>L</sub> = 2pF	140	210	

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

### **DC Electrical Characteristics for HCSL**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>OH</sub>	Output Voltage HIGH	660	700	850	mV
V <sub>OL</sub>	Output Voltage LOW	-150	0	27	mV
Crossing Point Voltage	Absolute	250	350	550	mV

## Power Supply Characteristics for HCSL Outputs <sup>1</sup>

Symbol	Parameter	Test Conditions <sup>2</sup>	Тур	Max	Unit
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	REF = LOW Outputs enabled, all outputs unloaded	68	90	mA
I <sub>DDD</sub>	Dynamic V <sub>DD</sub> Power Supply Current per Output	$V_{DD} = Max., C_L = 0pF$	30	45	μA/MHz
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply	F <sub>REFERENCE CLOCK</sub> = 100MHz, C <sub>L</sub> = 2pF	86	130	mA
	Current	F <sub>REFERENCE CLOCK</sub> = 200MHz, C <sub>L</sub> = 2pF	100	150	
		F <sub>REFERENCE CLOCK</sub> = 400MHz, C <sub>L</sub> = 2pF	122	190	

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

Note 2: The termination resistors are excluded from these measurements.

Note 2: The termination resistors are excluded from these measurements.

## **AC Timing Electrical Characteristics**

(Spread Spectrum Generation = OFF)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
f <sub>IN</sub> <sup>1</sup>	Input Frequency	Input frequency limit (CLKIN)	1		200	MHz
		Input frequency limit (XIN/REF)	8		100	MHz
1 / t1	Output Frequency	Single ended clock output limit (LVTTL)	0.001		200	MHz
		Differential clock output limit (LVPECL/LVDS/HCSL)	0.001		500	
f <sub>VCO</sub>	VCO Frequency	VCO operating frequency range	100		1200	MHz
f <sub>PFD</sub>	PFD Frequency	PFD operating frequency range	0.5 <sup>1</sup>		100	MHz
f <sub>BW</sub>	Loop Bandwidth	Based on loop filter resistor and capacitor values	0.01		10	MHz
t2	Input Duty Cycle	Duty Cycle for input	40		60	%
t3	Output Duty Cycle	Measured at V <sub>DD</sub> /2, all outputs except Reference output	45		55	%
		Measured at V <sub>DD</sub> /2, Reference output	40		60	%
t4 <sup>2</sup>	Slew Rate, SLEW[1:0] = 00	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of V <sub>DD</sub> (Output Load = 5pF)		3.5		V/ns
	Slew Rate, SLEW[1:0] = 01	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of V <sub>DD</sub> (Output Load = 5pF)		2.75		
	Slew Rate, SLEW[1:0] = 10	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of V <sub>DD</sub> (Output Load = 5pF)		2		
	Slew Rate, SLEW[1:0] = 11	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of V <sub>DD</sub> (Output Load = 5pF)		1.25		
t5	Rise Times	LVDS, 20% to 80%		600		ps
	Fall Times	LVDS, 80% to 20%		600		
	Rise Times	LVPECL, 20% to 80%		600		ps
	Fall Times	LVPECL, 80% to 20%		600		
	Rise Times	HCSL, From 0.175 V to 0.525 V	175	400	700	ps
	Fall Times	HCSL, From 0.525 V to 0.175 V	175	400	700	
t7	Clock Jitter <sup>6</sup>	Peak-to-peak period jitter, 1PLL, multiple output frequencies switching, LVTTL outputs		80	100	ps
		Peak-to-peak period jitter, all 4 PLLs on, LVTTL outputs <sup>3</sup>		200	270	ps
		Peak-to-peak period jitter, 1PLL, multiple output frequencies switching, LVPECL, LVDS or HCSL outputs		60	80	ps
		Peak-to-peak period jitter, all 4 PLLs on, LVPECL, LVDS or HCSL outputs		120	160	ps


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
t8	Output Skew	Skew between output to output on the same bank			75	ps
t9 <sup>4</sup>	Lock Time	PLL lock time from power-up		10	20	ms
t10 <sup>5</sup>	Lock Time	PLL lock time from shutdown mode			2	ms

<sup>1.</sup> Practical lower frequency is determined by loop filter settings.

### **Spread Spectrum Generation Specifications**

Symbol	Parameter	Description	Min	Тур	Max	Unit
f <sub>IN</sub> <sup>1</sup>	Input Frequency	Input Frequency Limit	1		400	MHz
f <sub>MOD</sub>	Mod Frequency	Modulation Frequency		33	120	kHz
f <sub>SPREAD</sub> <sup>2</sup>	Spread Value	Amount of Spread Value (programmable) – Down Spread	-0.5		-4.0	%f <sub>OUT</sub>
		Amount of Spread Value (programmable) – Center Spread	±0.25		±2.0	

#### **Test Circuits and Conditions**



**Test Circuits for DC Outputs** 


<sup>2.</sup>A slew rate of 2.75 V/ns or greater should be selected for output frequencies of 100MHz or higher.
3.Jitter measured with clock outputs of 27MHz, 48MHz, 24.576MHz, 74.25MHz and 25MHz.
4.Includes loading the configuration bits from EEPROM to PLL registers. It does not include EEPROM programming/write time.

<sup>5.</sup> Actual PLL lock time depends on the loop configuration.

<sup>6.</sup> Not guaranteed until customer specific configuration is approved by Renesas.


Practical lower frequency is determined by loop filter settings.
 Not guaranteed until customer specific configuration is approved by Renesas.


## Other Termination Scheme (Block Diagram)




LVTTL: 5 pF for each output

**LVPECL** 





LVDS:  $100\Omega$  between differential outputs



## **Programming Registers Table**

	Default			·	E	3it #	1	1	1			
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description		
0x00	00				Reserved				HW/SW	Hardware/Software Mode control HW/SW - 0=HW, 1=SW		
0x01	00		Reserved					SEL[2:0]		SEL[2:0] - selects configuration in SW mode		
0x02	02	SP	OE6	OE5	OE4	OE3	OE2	OE1	OE0	OEx=Output Power Suspend function for OUTx ('1'=OUTx will be suspended on SD/OE pin. Disable mode is defined by OEMx bits), '0'=outputs enabled and no association with OE pin (default).		
0x03	02	Reserved		1	11.	OS*[6:0]		•	•	OS*[6:0] - output suspend, active low. Overwrites OE setting.		
0x04	0F	SH		Reserved			PL	LS*[3:0]		PLLS*[3:0] - PLL Suspend, active low SH - shutdown/OE configuration		
0x05	04		Reserved		XTCLKSEL		Re	eserved		XTCLKSEL - crystal/clock select.		
0x06	00				Re	eserved				0=crystal, 1=ICLK		
0x07	00		Reserved		110	,301 VCU	XTAL[4:0]			XTAL[4:0] - crystal cap		
0x08	00				Re	eserved	7.7.12[0]			7 th let 1101 or your eap		
0x09	00				Re	eserved						
0x0A	10	CZ0_CFG4	CFG4 IP0[2:0]_CFG4				RZ0[3	3:0]_CFG4	PLL0 loop parameter			
0x0B	10	CZ0_CFG5		IP0[2:0]_CFG5			RZ0[3	3:0]_CFG5				
0x0C	10	CZ0_CFG0		IP0[2:0]_CFG0			RZ0[3	3:0]_CFG0				
0x0D	10	CZ0_CFG1		IP0[2:0]_CFG1			RZ0[3	3:0]_CFG1				
0x0E	10	CZ0_CFG2		IP0[2:0]_CFG2			RZ0[3	3:0]_CFG2				
0x0F	10	CZ0_CFG3		IP0[2:0]_CFG3			RZ0[3	3:0]_CFG3				
0x10	00	Reserved				D0[6:0]_CF0	90			PLL0 input divider and input sell		
0x11	00	Reserved				D0[6:0]_CF0	§1			D0[6:0] - 127 step Ref Div D0 = 0 means power down.		
0x12	00	Reserved				D0[6:0]_CF0						
0x13	00	Reserved				D0[6:0]_CF0						
0x14	00	Reserved				D0[6:0]_CF0						
0x15	00	Reserved				D0[6:0]_CF0	<del>3</del> 5					
0x16	01					:0]_CFG4				N - Feedback Divider 2 - 4095 (values of "0" and "1" are		
0x17	01					:0]_CFG5				not allowed) Total feedback with A,		
0x18 0x19	01 01				-	:0]_CFG0 :0]_CFG1				using provided calculation		
0x19	01					:0]_CFG1 :0]_CFG2						
0x1A 0x1B	01				-	:0]_CFG2 :0]_CFG3				_		
0x1C	00		A0[3:0]	_CFG0	140[7.	.0_01 03	NOI11	1:8]_CFG0				
0x1D	00			_CFG1				1:8]_CFG1		-		
0x1E	00			_CFG2				1:8]_CFG2		_		
0x1F	00			_CFG3				1:8]_CFG3		-		
0x20	00			_CFG4				1:8]_CFG4		7		
0x21	00			_CFG5				1:8]_CFG5		7		
0x22	10	CZ1_CFG4		 IP1[2:0]_CFG4				3:0]_CFG4		PLL1 Loop Parameter		
0x23	10	CZ1_CFG5		IP1[2:0]_CFG5			RZ1[3	3:0]_CFG5				
0x24	10	CZ1_CFG0		IP1[2:0]_CFG0				3:0]_CFG0				
0x25	10	CZ1_CFG1		IP1[2:0]_CFG1			RZ1[3	3:0]_CFG1				
0x26	10	CZ1_CFG2		IP1[2:0]_CFG2			RZ1[3	3:0]_CFG2				
0x27	10	CZ1_CFG3		IP1[2:0]_CFG3			RZ1[3	3:0]_CFG3				

5		1							
	4	3	2	1	0	Description			
	•	D1[6:0]_CFG		•		PLL1 input divider and input sel			
		D1[6:0]_CFG		D1[6:0] - 127 step Ref Div D1 = 0 means power down.					
		D1[6:0]_CFG	2						
Reserved   D1[6:0]_CFG3   Reserved   D1[6:0]_CFG4									
		D1[6:0]_CFG							
		D1[6:0]_CFG	5						
N1[7:0]_CFG4						N - Feedback Divider 2 - 4095 (value of "0" is not allowed)			
	_	:0]_CFG5				Total feedback with A, using			
		:0]_CFG0				provided calculation			
	-	:0]_CFG1							
	-	:0]_CFG2							
	N1[7	:0]_CFG3							
8]_CFG0			-	:8]_CFG0		PLL3 Feedback Divider			
8]_CFG1				:8]_CFG1					
8]_CFG2				:8]_CFG2					
8]_CFG3				:8]_CFG3					
N3[11:8]_CFG4 N1[11:8]_CFG4									
N3[11:8]_CFG5  CFG4				:8]_CFG5		Dillo.			
					PLL2 Loop Parameter				
ZZ_CFG5				:0]_CFG5 :0]_CFG0					
FG1									
IP2[2:0]_CFG2         RZ2[3:0]_CFG2           IP2[2:0]_CFG3         RZ2[3:0]_CFG3									
IP2[2:0]_CFG	ა	D0(0:01 0F0		:UJ_CFG3		DLL2 Deference Divide and Innut			
		D2[6:0]_CFG D2[6:0]_CFG				PLL2 Reference Divide and Input Select			
		D2[6:0]_CFG				D2[6:0] - 127 step Ref Div			
		D2[6:0]_CFG				D2 = 0 means power down.			
		D2[6:0]_CFG				<u> </u>			
		D2[6:0]_CFG							
	NOIT	:0] CFG4	<u> </u>			N2[7:0] - PLL2 Feedback Divider			
		:0]_CFG5				2 - 4095 (value of "0" is not			
		:0] CFG0				allowed).			
		:0] CFG1				(See Addr 0x4C:0x51 for N2[15:8])			
		:0] CFG2							
	-	:0]_CFG3							
0	IP3[4]_CFG0		N2[11	:8]_CFG0		N2[11:8] - PLL2 Feedback Divide			
0	IP3[4]_CFG1			:8]_CFG1		PLL3 Spread Spectrum			
0	IP3[4]_CFG2			:8]_CFG2		SSENB - Spread Spectrum Enable SSENB = 1 means ON			
0			-	_		SSENB = 1 means ON IP3[4:0] - PLL3 Charge Pump Current.			
0			-	_					
0									
Reserved									
	0	0 IP3[4]_CFG3 0 IP3[4]_CFG4 0 IP3[4]_CFG5 Re	0	0	0	0			

	Default				_	Bit #							
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description			
0x56	00		IP3[3:0]	_CFG4	1		RZ3[3	:0]_CFG4	<u> </u>	PLL3 Loop Parameter			
0x57	00		IP3[3:0]	_CFG5			RZ3[3	:0]_CFG5					
0x58	00		IP3[3:0]				RZ3[3	:0]_CFG0					
0x59	00		IP3[3:0]					:0]_CFG1					
0x5A	00		IP3[3:0]					:0]_CFG2					
0x5B	00		IP3[3:0]	_CFG3			_	:0]_CFG3					
0x5C	03	Reserved				D3[6:0]_CFG				PLL3 Reference Divide and input sel			
0x5D	03	Reserved D3[6:0]_CFG1								D3[6:0] - 127 step Ref Div			
0x5E	03	Reserved				D3[6:0]_CFG				D3 = 0 means power down.			
0x5F	03 03	Reserved Reserved				D3[6:0]_CFG				_			
0x60	03	Reserved				D3[6:0]_CFG							
0x61 0x62	03 0C	Reserved			Nati	7:0] CFG4	10			N - Feedback Divider			
0x62	0C				-	7:0]_CFG4 7:0] CFG5				12 - 4095 (values of "0" through "11"			
0x64	0C				-	7:0]_CFG0				are not allowed)			
0x65	0C					7:0]_CFG1				_			
0x66	0C				_	7:0]_CFG2				_			
0x67	0C					7:0]_CFG3							
0x68	00					O[7:0] CFG0				SSVCO[7:0] - PLL3 Spread			
0x69	00				Spectrum Loop Feedback Counter								
0x6A	00					O[7:0]_CFG1 O[7:0]_CFG2				See Addr 0x80:0x85 for SSVCO[15:8]			
0x6B	00				SSVC	O[7:0]_CFG3							
0x6C	00				SSVC	O[7:0]_CFG4							
0x6D	00	SSVCO[7:0]_CFG5											
0x6E	00				SS_D	3[7:0]_CFG4				SS_D[7:0] - PLL3 Spread Spectrum			
0x6F	00					3[7:0]_CFG5				Reference Divide			
0x70	00					3[7:0]_CFG0							
0x71	00					3[7:0]_CFG1							
0x72	00					3[7:0]_CFG2							
0x73	00					3[7:0]_CFG3							
0x74	01					eserved				Reserved			
0x75	03	OEMO			/0[1:0]	INVO	Reserved	S1	\$3	Output Controls S1=1 - OUT1/OUT2 are from DIV1/DIV2 respectively S1=0 - Both from DIV2 S3 =1 - OUT3/OUT6 are from DIV3/DIV6 S3=0 - Both from DIV6 SLEW# - LVTTL only OEM#-output enable mode x0 - tristated 01 - park low 11 - park high OEM0 controls OUT0 only			
0x76	00	OEM1	1[1:0]	SLÉV	V1[1:0]	INV	1[1:0]	LVL1[1:0]		Output Controls LVL1[1:0] - output pair OUT1/OUT2 [00] - LVTTL [01] - LVDS [10] - LVPECL [11] - HCSL INV1 [CLK1, CLK2] [0] - normal [1] - invert clock OEM1 controls OIT1/OUT2			
0x77	00			SLEV	/2[1:0]			CMEN3	CMEN1	CMEN# - common mode enable Set to 1 for LVDS Set to 0 for LVTTL, LVPECL, HCSL			

	Default										
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description	
0x78	00	OEM:	3[1:0]	SLEV	V3[1:0]	INV	B[1:0]	LV	L3[1:0]	OEM3 controls OUT3 and OUT6	
0x79	00			<u>l</u>	Re	eserved				Reserved	
0x7A	00				Re	eserved				Reserved	
0x7B	00			SLEV	V6[1:0]			CMEN5	CMEN4		
0x7C	XX <sup>1</sup>				Re	eserved				Reserved	
0x7D	XX <sup>1</sup>				Re	eserved				Reserved	
0x7E	XX <sup>1</sup>				Re	eserved				Reserved	
0x7F	XX <sup>1</sup>				Re	eserved				Reserved	
0x80	00				SSVCO	[15:8]_CFG0				PLL3 Spread Spectrum Feedback	
0x81	00				SSVCO	[15:8]_CFG1				Counter	
0x82	00				SSVCO	[15:8]_CFG2					
0x83	00				SSVCO	[15:8]_CFG3					
0x84	00				SSVCO	[15:8]_CFG4					
0x85	00				SSVCO	[15:8]_CFG5					
0x86	00				Re	eserved				Reserved	
0x87	00				Re	eserved				Reserved	
0x88	FF	PM1_CFG0				Q1[6:0]_CFG	0			Output Divides	
0x89	FF	PM1_CFG1				Q1[6:0]_CFG	i1			for Q<>111111, PM=0 - Divide by 2	
0x8A	FF	PM1_CFG2				Q1[6:0]_CFG	2			PM=1, (Q+2)*2	
0x8B	FF	PM1_CFG3				Q1[6:0]_CFG	3			for Q=1111111	
0x8C	FF	PM1_CFG4				Q1[6:0]_CFG	4			PM=0, disable the output divider PM=1, bypass the output divide,	
0x8D	FF	PM1_CFG5	Q1[6:0]_CFG5							(divide by 1)	
0x8E	7F	PM2_CFG4				Q2[6:0]_CFG	4			7	
0x8F	7F	PM2_CFG5				Q2[6:0]_CFG	5				
0x90	7F	PM2_CFG0				Q2[6:0]_CFG				7	
0x91	7F	PM2_CFG1	Q2[6:0]_CFG1								
0x92	7F	PM2_CFG2				Q2[6:0]_CFG	2			7	
0x93	7F	PM2_CFG3	Q2[6:0]_CFG3								
0x94	7F	PM3_CFG0	Q3[6:0]_CFG0								
0x95	7F	PM3_CFG1				Q3[6:0]_CFG	i1				
0x96	7F	PM3_CFG2				Q3[6:0]_CFG					
0x97	7F	PM3_CFG3				Q3[6:0]_CFG					
0x98	7F	PM3_CFG4				Q3[6:0]_CFG					
0x99	7F	PM3_CFG5				Q3[6:0]_CFG					
0x9A	7F	PM4_CFG4				Q4[6:0]_CFG					
0x9B	7F	PM4_CFG5				Q4[6:0]_CFG					
0x9C	7F	PM4_CFG0				Q4[6:0]_CFG					
0x9D	7F	PM4_CFG1				Q4[6:0]_CFG					
0x9E	7F	PM4_CFG2				Q4[6:0]_CFG				_	
0x9F	7F	PM4_CFG3				Q4[6:0]_CFG				_	
0xA0	7F	PM5_CFG0				Q5[6:0]_CFG				_	
0xA1	7F	PM5_CFG1				Q5[6:0]_CFG				_	
0xA2	7F	PM5_CFG2				Q5[6:0]_CFG				_	
0xA3	7F	PM5_CFG3				Q5[6:0]_CFG				_	
0xA4	7F	PM5_CFG4				Q5[6:0]_CFG				_	
0xA5	7F	PM5_CFG5				Q5[6:0]_CFG				_	
0xA6	7F	PM6_CFG4				Q6[6:0]_CFG	4				

	Default									
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description
0xA7	7F	PM6_CFG5				Q6[6:0]_CFG5	i			
0xA8	7F	PM6_CFG0				Q6[6:0]_CFG0	1			
0xA9	7F	PM6_CFG1								
0xAA	7F	PM6_CFG2				Q6[6:0]_CFG2				
0xAB	7F	PM6_CFG3								
0xAC	00		TSSC[3:0	D_CFG0			NSSC[	3:0]_CFG0		PLL0 Spread Spectrum Control
0xAD	00		TSSC[3:0	D_CFG1			NSSC[	3:0]_CFG1		
0xAE	00		TSSC[3:0	D_CFG2			NSSC[	3:0]_CFG2		
0xAF	00		TSSC[3:0	D_CFG3			NSSC[	3:0]_CFG3		
0xB0	00		TSSC[3:0	D_CFG4			NSSC[	3:0]_CFG4		1
0xB1	00		TSSC[3:0	D_CFG5			NSSC[	3:0]_CFG5		
0xB2	00	DITH_CFG4	X2_CFG4			SSOFFSE	Γ[5:0]_CFG4			
0xB3	00	DITH CFG5	X2 CFG5			SSOFFSE	T[5:0] CFG5			
0xB4	00	DITH_CFG0	X2 CFG0			SSOFFSE	T[5:0] CFG0			
0xB5	00	DITH CFG1	X2 CFG1			SSOFFSE	T[5:0] CFG1			
0xB6	00	DITH CFG2	X2 CFG2			SSOFFSE	T[5:0] CFG2			
0xB7	00	DITH CFG3	X2 CFG3				T[5:0] CFG3			
0xB8	11	_	SD1[3:0	CFG0				3:01 CFG0		
0xB9	11		SD1[3:0				SD0[3			
0xBA	11	SD1[3:0] CFG2					SD0[3			
0xBB	11		SD1[3:0	1 CFG3			SD0[3			
0xBC	11		SD1[3:0	-			SD0[3			
0xBD	11		SD1[3:0	-			SD0[3			
0xBE	AE	SRC1[1:0		-	0] CFG4	PDPL3 CFG4	-	• -		Output Divide Source Selection
0xBF	AE	SRC1[1:0	 0]_CFG5	SRC0[1:	0]_CFG5	PDPL3_CFG5	SM[1:0	 ]_CFG5	_	PRIMSRC - primary source - crystal or ICLOCK 0 = crystal/REFIN 1 = CLKIN
0xC0	AE	SRC1[1:0	D]_CFG0	SRC0[1:	0]_CFG0	PDPL3_CFG0	SM[1:0	]_CFG0	PRIMSRC_CFG0	SM = switch mode 0x = manual 10 = reserved 11 = auto-revertive
0xC1	AE	SRC1[1:0	D_CFG1	SRC0[1:	0]_CFG1	PDPL3_CFG1	SM[1:0	]_CFG1	_	PDPL3 - PLL3 shutdown 0 = normal 1 = shut down
0xC2	AE	SRC1[1:0	o]_CFG2	SRC0[1:	0]_CFG2	PDPL3_CFG2	SM[1:0	)]_CFG2	PRIMSRC_CFG2	SRC = MUX control bit prior to DIV# SRC0[1:0] 00 - DIV1 01 - DIV3 10 - Reference input
0xC3	AE	SRC1[1:0	D_CFG3	SRC0[1:	0]_CFG3	PDPL3_CFG3	SM[1:0	]_CFG3	PRIMSRC_CFG3	
0xC4	24	SRC4[0]_CFG 0		RC3[2:0]_CFG			RC2[2:0]_CFG			SRC1/SRC2/SRC3.SRC5 000 - DIV1
0xC5	24	SRC4[0]_CFG 1					GROZ[Z.0]_01 01			001 - DIV3 010 - Reference input 011 - Reserved
0xC6	24	SRC4[0]_CFG	2				SRC2[2:0]_CFG2			100 - PLL0 101 - PLL1
0xC7	24	SRC4[0]_CFG 3 SRC4[0]_CFG				SRC2[2:0]_CFG3			110 - PLL2 111 - PLL3	
0xC8		4					SRC2[2:0]_CFG4 SRC1[2]_CFG4			
0xC9	24	SRC4[0]_CFG 5	S	RC3[2:0]_CFG	5	S	RC2[2:0]_CFG	5	SRC1[2]_CFG5	

	Default Register Hex Value									
Addr		7	6	5	4	3	2	1	0	Description
0xCA	49	(	SRC6[2:0]_CFG4		SRC5[2:0]_CFG4				SRC6	
0xCB	49	SRC6[2:0]_CFG5		SRC5[2:0]_CFG5		SRC4[2:1]_CFG5		000 - Reserved 001 - Reserved 010 - Reference input		
0xCC	49	SRC6[2:0]_CFG0		SRC5[2:0]_CFG0		SRC4[2:1]_CFG0				
0xCD	49	SRC6[2:0]_CFG1		SRC6[2:0]_CFG1		SRC4[2	2:1]_CFG1	011 - Reserved 100 - Reserved		
0xCE	49	SRC6[2:0]_CFG2		SRC5[2:0]_CFG2		SRC4[2:1]_CFG2		100 - Reserved 101 - PLL1		
0xCF	49	,	SRC6[2:0]_CFG3			SRC5[2:0]_CFG	3	SRC4[2	2:1]_CFG3	110 - Reserved 111 - Reserved Quiet MUX

Default Configuration: OUT1 = Reference Clock output, all other outputs turned off.

<sup>&</sup>lt;sup>1</sup>. Memory bytes do not exist. Readback will be last value in shift register. If reading sequentially, value in 0x51 will be returned.

### **Marking Diagram**



#### Notes:

- 1. "#" is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "\$" is the assembly mark code.
- 4. "I" indicates industrial temperature range.

### Thermal Characteristics for 24-QFN

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{\sf JA}$	Still air		47.6		°C/W
Ambient	$\theta_{\sf JA}$	1 m/s air flow		42.4		°C/W
	$\theta_{JA}$	2.5 m/s air flow		39.9		°C/W
Thermal Resistance Junction to Case	θЈС			60.7		°C/W

## **Package Outline Drawings**

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

24-VFQFPN Package Outline Drawing

## **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
5V49EE502NLGI	Tray	4 × 4 mm 24-QFN	-40 to +85° C
5V49EE502NLGI8	Reel	4 × 4 mm 24-QFN	-40 to +85° C

<sup>&</sup>quot;G" after the two-letter package code denote Pb-Free configuration, RoHS compliant.


## **Revision History**

Date	Description of Change
September 24, 2012	Change differential outputs from 5pF loads to 2pF loads so that they are consistent with the industry. Capacitive loads were also added to the test circuit diagrams for HCSL outputs. Slew Rate (t4) Output Load test conditions were changed from 15pF to 5pF.
July 10. 2015	Added the following note under AC Timing Electrical Characteristics table:  "Not guaranteed until customer specific configuration is approved by Renesas."
August 3, 2016	Changed 5V49EE502NLGI shipping packaging from tray to tube.
June 18, 2018	Changed shipping packaging from tube to tray.     Updated package outline drawings.     Updated legal disclaimer.
November 30, 2022	Rebranded to Renesas.     Updated POD links.





Package Code:NLG24P1 24-VFQFPN 4.0 x 4.0 x 0.9 mm Body, 0.5mm Pitch PSC-4192-01, Revision: 05, Date Created: Aug 1, 2022



# RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)

2.45

#### NOTES:

- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use ±0.05 mm for the non-toleranced dimensions.
- 4. Numbers in ( ) are for references only.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.