

HIGH-SPEED 2K x 8 FourPort[™] STATIC RAM

Features


- High-speed access
 - Commercial: 20/25/35ns (max.)
 - Industrial: 25ns (max.)
 - Military: 35ns (max.)
- Low-power operation
 - IDT7052S Active: 750mW (typ.) Standby: 7.5mW (typ.)
 - IDT7052L
 Active: 750mW (typ.)
 Standby: 1.5mW (typ.)
- True FourPort memory cells which allow simultaneous access of the same memory locations
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports

- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 120 pin Thin Quad Flatpacks and 108 pin PGA
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Description

The IDT7052 is a high-speed 2K x 8 FourPort[™] Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those



Functional Block Diagram



Military, Industrial and Commercial Temperature Ranges

systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using CMOS high-performance technology, this FourPort SRAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μ W from a 2V battery.

The IDT7052 is packaged in a ceramic 108-pin Pin Grid Array (PGA) and 120-pin Thin Quad Flatpack (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

81	80	77	74	72	69	68	65	63	60	57	54	
R/W P2	NC	A7 P2	A5 P2	Аз Р2	Ao P2	Ao P3	A3 P3	A5 P3	A7 P3	NC	R/W P3	
84 BUSY P2	83 0E P2	78 A8 P2	76 A10 P2	73 A4 P2	70 A1 P2	67 A1 P3	64 A4 P3	61 A10 P3	59 A8 P3	56 OE P3	53 BUSY P3	
87	86	82	79	75	71	66	62	58	55	51	50	
A2 P1	A1 P1	CE	A9 P2	A6 P2	A2 P2	A2 P3	A6 P3	A9 P3	CE P3	A1 P4	A2 P4	
90	88	85					•		52	49	47	
A5 P1	A3 P1	Ao P1							Ao P4	Аз Р4	A5 P4	
92	91	89							48	46	45	
A10 P1	A6 P1	A4 P1							A4 P4	A6 P4	A10 P4	
95	94	93	1						44	43	42	
A8 P1	A7 P1	Vcc				7052G 108 ⁽⁴⁾			GND	A7 P4	A8 P4	
96 A9 P1	97 NC	98 CE P1			108-F	Pin PGA View ⁽⁵⁾			³⁹ CE P4	40 NC	41 A9 P4	
99	100	102	1						35	37	38	
R/W P1	OE P1	I/O0 P1							GND	OE P4	R/W P4	
¹⁰¹ BUSY P1	103 I/O1 P1	106 GND							31 GND	34 I/O7 P4	36 BUSY P4	
104	105	1	4	8	12	17	21	25	28	32	33	
I/O2 P1	I/O3 P1	I/O6 P1	Vcc	GND	Vcc	Vcc	GND	Vcc	I/O2 P4	I/O5 P4	I/O6 P4	
107	2	5	7	10	13	16	19	22	24	29	30	Î
I/O4 P1	I/O7 P1	I/O0 P2	I/O2 P2	I/O4 P2	I/O6 P2	I/O1 P3	I/O3 P3	I/O5 P3	I/O7 P3	I/O3 P4	I/O4 P4	
108	3	6	9	11	14	15	18	20	23	26	27	
I/O5 P1	NC	I/O1 P2	I/O3 P2	I/O5 P2	I/O7 P2	I/O0 P3	I/O2 P3	I/O4 P3	I/O6 P3	I/O0 P4	I/O1 P4	
А	В	С	D	E	F	G	н	J	K	L	M	
X											2674 drw	(

PinConfigurations^(1,2,3)

NOTES:


- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 1.21 in x 1.21 in x .16 in.

4. This package code is used to reference the package diagram.

5. This text does not indicate orientation of the actual part-marking.



Pin Configurations^(1,2,3) (con't.)



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. PNG120 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.

7052S/L High-Speed 2K x 8 FourPort[™] Static RAM

Military, Industrial and Commercial Temperature Ranges

PinConfigurations^(1,2)

Symbol	Pin Name
A0 P1 - A10 P1	Address Lines - Port 1
A0 P2 - A10P2	Address Lines - Port 2
A0 P3 - A10 P3	Address Lines - Port 3
A0 P4 - A10 P4	Address Lines - Port 4
I/Oo P1 - I/O7 P1	Data I/O - Port 1
I/Oo P2 - I/O7 P2	Data I/O - Port 2
I/Oo P3 - I/O7 P3	Data I/O - Port 3
I/Oo P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write - Port 1
R/W P2	Read/Write - Port 2
R/W P3	Read/Write - Port 3
R/W P4	Read/Write - Port 4
GND	Ground
CE P1	Chip Enable - Port 1
CE P2	Chip Enable - Port 2
CE P3	Chip Enable - Port 3
CE P4	Chip Enable - Port 4
OE P1	Output Enable - Port 1
OE P2	Output Enable - Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable - Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable - Port 4
Vcc	Power
NOTES:	2674 tbl 01

NOTES:

1. All Vcc pins must be connected to the power supply.

2. All GND pins must be connected to the ground supply

Capacitance⁽¹⁾

$(TA = +25^{\circ}C, f =$	1.0MHz)	TQFP only
---------------------------	---------	-----------

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit		
Cin	Input Capacitance	VIN = OV	9	pF		
Соит	Output Capacitance	Vout = 0V	10	рF		
2674 tbl 03						

NOTES:

3dV references the interpolated capacitance when the input and the output signals switch from 0V to 3V or from 3V to 0V.

<u>Absolut</u>	eMaximum	Rati	ngs ⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	٥C
Tstg	Storage Temperature	-65 to +150	-65 to +150	٥C
Ιουτ	DC Output Current	50	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2674 thl 02

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to+125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
NOTE			2674 tbl 04

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vн	Input High Voltage	2.2		6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V
2674 tbl 05					

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

^{1.} This parameter is determined by device characterization but is not production tested.



Military, Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,5) (Vcc = 5.0V ± 10%)

						2X20 I Only	Com	2X25 I, Ind litary	Con	2X35 1'I & tary	
Symbol	Parameter	Condition	Versi	on	Тур. ⁽²⁾	Мах.	Тур. ⁽²⁾	Мах.	Тур. ⁽²⁾	Мах.	Unit
ICC1	Operating Power Supply Current	$\overline{CE} = VIL$ Outputs Disabled	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	mA
	(All Ports Active)	$f = 0^{(3)}$	MIL. & IND.	S L			150 150	360 300	150 150	360 300	
ICC2	Dynamic Operating Current	$\overline{CE} = VIL$ Outputs Disabled	COM'L.	S L	240 210	370 325	225 195	350 305	210 180	335 290	mA
	(All Ports Active)	f = fmax ⁽⁴⁾	MIL. & IND.	S L			225 195	400 340	210 180	395 330	
ISB	Standby Current (All Ports - TTL Level	$\overline{CE} = VIH f = fMAX^{(4)}$	COM'L.	S L	70 60	95 80	45 40	85 70	40 35	75 60	mA
	Inputs)		MIL. & IND.	S L			45 40	115 85	40 35	110 80	
ISB1	Full Standby Current (All Ports - All CMOS	$\frac{\text{All Ports}}{\text{CE} \ge \text{Vcc} - 0.2\text{V}}$	COM'L.	S L	1.5 0.3	15 1.5	1.5 0.3	15 1.5	1.5 0.3	15 1.5	mA
	Level Inputs)	$ \begin{array}{l} \mbox{Vin} \geq \mbox{Vcc} - 0.2 \mbox{V} \mbox{ or } \\ \mbox{Vin} \leq 0.2 \mbox{V}, \mbox{ f} = 0^{(3)} \end{array} $	MIL. & IND.	S L		_	1.5 0.3	30 4.5	1.5 0.3	30 4.5	

2674 tbl 06

NOTES:

1. 'X' in part number indicates power rating (S or L).

2. Vcc = 5V, TA = +25°C and are not production tested.

3. f = 0 means no address or control lines change.

4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.

5. For the case of one port, divide the appropriate current above by four.

DC Electrical Characteristics Over the Operating <u>Temperature and Supply Voltage Range ($Vcc = 5.0V \pm 10\%$)</u>

			70!	52S	70	52L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, VIN = 0V to Vcc	-	10		5	μA
Ilo	Output Leakage Current	\overline{CE} = VIH, Vout = 0V to Vcc	_	10	I	5	μA
Vol	Output Low Voltage	Iol = 4mA	-	0.4	I	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTE:

1. At Vcc \leq 2.0V input leakages are undefined.

2674 tbl 07

7052S/L High-Speed 2K x 8 FourPort™ Static RAM

Military, Industrial and Commercial Temperature Ranges

Data Retention Characteristics Over All Temperature Ranges⁽⁴⁾ (L Version Only) VLc = 0.2V, VHc = Vcc - 0.2V

Symbol	Parameter	Test Condit	Test Condition			Max.	Unit
Vdr	Vcc for Data Retention	Vcc = 2v		2.0	_	_	V
ICCDR	Data Retention Current	CE ≥ VHC	Com'l.	-	25	600	μA
		$V \mathbb{N} \geq V \text{HC or} \leq V \text{LC}$	Mil. & Ind.	_	25	1800	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time			0	_	_	ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_		ns
							2674 tbl 08

NOTES:


1. VCC = 2V, TA = $+25^{\circ}C$

2. trc = Read Cycle Time

3. This parameter is guaranteed but not production tested.


4. Industrial temperature: For other speeds, packages and powers contact your sales office.

Low Vcc Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2
	2674 tbl 08b






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig



7052S/L High-Speed 2K x 8 FourPort[™] Static RAM

Military, Industrial and Commercial Temperature Ranges

2674 tbl 09

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽³⁾

		7052X20 Com'l Only Min. Max.		7052X25 Com'l, Ind & Military		7052X35 Com'l & Military		
Symbol	Parameter			Min.	Мах.	Min.	Мах.	Unit
READ CYCLE		-						
trc	Read Cycle Time	20		25	-	35		ns
taa	Address Access Time	_	20	_	25		35	ns
tace	Chip Enable Access Time		20		25		35	ns
taoe	Output Enable Access Time	_	10	_	15		25	ns
toн	Output Hold from Address Change	0		0		0		ns
tLZ	Output Low-Z Time ^(1,2)	5	-	5		5		ns
tHZ	Output High-Z Time ^(1,2)	_	12		15	ļ	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tpd	Chip Disable to Power Down Time $^{(2)}$		20		25		35	ns


NOTES:

1. Transition is measured 0mV from Low or High-Impedance voltage with the Output Test Load (Figure 2)

2. This parameter is guaranteed by device characterization but is not production tested.

3. 'X' in part number indicates power rating (S or L)

Timing Waveform of Read Cycle No. 1, Any Port⁽¹⁾




NOTE:

2.

1. $R/\overline{W} = VIH$, $\overline{OE} = VIL$ and $\overline{CE} = VIL$.

Timing Waveform of Read Cycle No. 2, Any Port^(1,2)



7052S/L High-Speed 2K x 8 FourPort™ Static RAM

Military, Industrial and Commercial Temperature Ranges

2674 tbl 10

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁷⁾

		7052X20 Com'l Only		7052X25 Com'l & Military		7052X35 Com'l & Military		
Symbol	mbol Parameter Min. Max.		Min. Max.		Min. Max.		Unit	
WRITE CYCLI	E							
twc	Write Cycle Time	20		25		35	_	ns
tew	Chip Enable to End-of-Write $^{(3)}$	15		20		30		ns
taw	Address Valid to End-of-Write	15		20		30		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width ⁽³⁾	15		20		30		ns
twR	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		15		20		ns
tHZ	Output High-Z Time ^(1,2)		15		15		15	ns
tDH	Data Hold Time	0		0		0		ns
twz	Write Enable to Output in High-Z ^(1,2)		12		15		15	ns
tow	Output Active from End-of-Write ^(1,2)	0		0		0		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾		35		45		55	ns
twdd	Write Data Valid to Read Data Delay ⁽⁴⁾		30		35		45	ns
BUSY INPUT	TIMING	•	•			•		
twв	Write to BUSY ⁽⁵⁾	0		0		0		ns
twн	Write Hold After BUSY ⁶⁾	15		15		20		ns

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization but is not production tested.

3. If \overline{OE} = VIL during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers

to turn off data to be placed on the bus for the required tow. If OE = VIH during an RW controlled write cycle, this requirement

does not apply and the write pulse can be as short as the specified twp. Specified for \overline{OE} = VIH (refer to "Timing Waveform of Write Cycle", Note 8).

4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".

5. To ensure that the write cycle is inhibited on port "A" during contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.


6. To ensure that a write cycle is completed on port "A" after contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.

7. 'X' in part number indicates power rating.




Military, Industrial and Commercial Temperature Ranges

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(5,8)



2674 drw 09

Timing Waveform of Write Cycle No. 2, CE Controlled Timing^(1, 5)




NOTES:

- 1. R/\overline{W} or $\overline{CE} = V_{IH}$ during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = VIL and a R/W = VIL.
- 3. two is measured from the earlier of \overline{CE} or $R/\overline{W} = V_{IH}$ to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the \overline{CE} = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
- 8. If OE = VIL during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.



Military, Industrial and Commercial Temperature Ranges

Timing Waveform of Write with Port-to-Port Read^(1,2,3)




1. Assume $\overline{\text{BUSY}}$ input = VIH and $\overline{\text{CE}}$ = VIL for the writing port.

NOTES:

3. All timing is the same for left and right ports. Port "A" may be either of the four ports and Port "B" is any other port.

Timing Waveform of Write with **BUSY** Input



NOTE:

1. $\overline{\text{BUSY}}$ is asserted on Port "B" blocking R/ $\overline{\text{W}}$ "B" until $\overline{\text{BUSY}}$ "B" goes HIGH.

Functional Description

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{CE} = VIH$). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. READ/ WRITE conditions are illustrated in the table below.

Truth Table I – Read/Write Control⁽³⁾

Any Port ⁽¹⁾)	
R/W	Ē	OE	D0-7	Function
Х	Н	Х	Z	Port Deselected: Power-Down
Х	Н	Х	Z	CEP1=CEP2=CEP3=CEP4=V⊪ Power Down Mode ISB or ISB1
L	L	Х	DATAIN	Data on port written into memory ⁽²⁾
Н	L	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	Outputs Disabled
NOTEC				2674 tbl 11

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z "= High Impedance

2. If $\overline{\text{BUSY}}$ = VIL, write is blocked.

3. For valid write operation, no more than one port can write to the same address location at the same time.

^{2.} $\overline{OE} = VIL$ for the reading ports.

7052S/L High-Speed 2K x 8 FourPort™ Static RAM	Military, Industrial and Commercial Temperature Ranges
Ordering Information	
XXXXA999AAA	A
Device Power Speed Package Proc Type Rar	ature Blank Tray
	20 Commercial Only 25 Commercial & Industrial 35 Commercial & Military
	L Low Power S Standard Power
	7052 16K (2K x 8) FourPort RAM

NOTES:

- Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.
 Green parts available. For specific speeds, packages and powers contact your local sales office.

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7052L20G	GU108	PGA	С
	7052L20PFG	PNG120	TQFP	С
	7052L20PFG8	PNG120	TQFP	С
25	7052L25G	GU108	PGA	С
	7052L25PFGI	PNG120	TQFP	Ι
	7052L25PFG18	PNG120	TQFP	Ι
35	7052L35G	GU108	PGA	С
	7052L35GB	GU108	PGA	М

Orderable	Part	Information
Ulderable	Part	iniormation

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7052S20G	GU108	PGA	С
25	7052S25G	GU108	PGA	С
35	7052S35G	GU108	PGA	С
	7052S35GB	GU108	PGA	М

7052S/L High-Speed 2K x 8 FourPort™ Static RAM

Military, Industrial and Commercial Temperature Ranges

Datasheet Document History

01/18/99:	Initiated datasheet document history
	Converted to new format
	Cosmetic typographical corrections
	Added additional notes to pin configurations
06/04/99:	Changed drawing format
	Page1 Corrected DSC number
11/10/99:	Replaced IDT logo
11/18/99:	Page 10 Fixed typo in caption for BUSY Input waveform
05/23/00:	Page 4 Increased storage temperature parameter
	Clarified TA parameter
	Page 5DC Electrical parameters-changed wording from "open" to "disabled"
	Changed ±200mV to 0mV in notes
10/22/01:	Pages 2 & 3 Added date revision for pin configurations
	Page 5, 7 & 8 Added Industrial temp to column heading for 25ns speed to DC & AC Electrical Characteristics
	Page 11 Added Industrial temp offering to 25 ns ordering information
	Page 4, 5, 7 & 8 Removed Industrial temp footnote from all tables
	Page 1 & 11 Replace тм logo with ® logo
07/24/06:	Page 1 Added green availability to features
	Page 11 Added green indicator to ordering information
01/19/09:	Page 11 Removed "IDT" from orderable part number
02/05/15:	Page 2 Removed IDT in reference to fabrication
	Page 2,3 & 11 The package codes G108-1 & PN120-1 changed to G108 & PN120 respectively to match standard package codes
	Page 11 Added Tape and Reel to Ordering Information
	Page 1&3 Removed 132-pin PQF offering from the Features & the pin configuration
	Page 11 Removed the 132-pin PQF package from the Ordering Information
07/08/16:	Page 3 Changed diagram for the PN120 pin configuration by rotating package pin labels and pin
	numbers 90 degrees counter clockwise to reflect pin 1 orientation and added pin 1 dot at pin 1
	Added the IDT logo to the PN120 pin configurations and changed the text to be in
	alignment with new diagram marking specs and removed the date revision indicator from
	all pin configurations
	Updated footnote references for PN120 pin configuration by removing footnote 4 & 5
06/07/18:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018
07/11/19:	Page 2 & 3 Updated package codes G108 to GU108 and PN180 to PNG180
	Page 11 Added Orderable Part Information tables