

VERY LOW POWER 1.8V 16K/8K/4K x 16 **DUAL-PORT STATIC RAM**

IDT70P264/254/244L **DATASHEET**

Features


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Industrial: 40/55ns (max.)
- Low-power operation

IDT70P264/254/244L Active: 27mW (typ.)

- Standby: 3.6µW (typ.)
- On-chip port interrupt logic which supports level shift output
- Fully asynchronous operation from either port

- Power supply isolation functionality to aid system power management
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- Left port is selectable 3.0V, 2.5V or 1.8V
- Right port is 1.8V I/O
- LVTTL-compatible, single 1.8V (±100mV) power supply
- Available in 81 Ball 0.5mm-pitch BGA
- Industrial temperature range (-40°C to +85°C)
- Green parts available, see ordering information

Functional Block Diagram



NOTF:

1. A13x is a NC for IDT70P254. A13x and A12x are NC for IDT70P244.

FEBRUARY 2009

Description

The IDT70P264/254/244 is a very low power 16K/8K/4K x 16 Dual-Port Static RAM. The IDT70P264/254/244 is designed to be used as a stand-alone 256/128/64K-bit Dual-Port SRAM.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down

feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 27mW of power.

The IDT70P264/254/244 is packaged in a 81 ball 0.5mm-pitch Ball Grid Array. The package is a 1mm thick and designed to fit in wireless handset applications.

Pin Configurations

70P264/254/244BY BY-81

81-Ball 0.5mm Pitch BGA Top View

	1	2	3	4	5	6	7	8	9	
Α	A _{2R}	A _{5R}	A _{11R}	CER	V _{SS}	I/O _{14R}	I/O _{12R}	I/O _{10R}	I/O _{8R}	Α
В	A _{1R}	A _{7R}	A _{9R}	A _{12R} ⁽¹⁾	A _{13R} ⁽¹⁾	I/O _{13R}	I/O _{11R}	V _{SS}	I/O _{7R}	В
С	A _{0R}	A _{6R}	A _{8R}	A _{10R}	R/W _R	I/O _{15R}	V _{DD}	I/O _{9R}	I/O _{6R}	С
D	ŪB _R	A _{3R}	A _{4R}	ĪNT _R	ŌĒ _R	I/O _{5R}	I/O _{2R}	I/O _{4R}	I/O _{3R}	D
Е	V _{SS}	ŪB∟	ĪNTL	LΒ _R	V _{DD}	I/O _{13L}	I/O _{15L}	I/O _{0R}	I/O _{1R}	Е
F	ŪB∟	A _{4L}	A _{2L}	A _{3L}	I/O _{3L}	I/O _{5L}	I/O _{12L}	V_{DDQL}	I/O _{14L}	F
G	A _{0L}	A _{1L}	A _{11L}	A ₁₂ L	ŌĒL	I/O _{4L}	I/O _{9L}	I/O _{11L}	I/O _{10L}	G
Н	A _{6L}	A _{8L}	A _{9L}	A _{13L} ⁽¹⁾	CEL	I/O _{oL}	I/O _{2L}	V _{SS}	I/O _{8L}	Н
J	A _{5L}	A _{7L}	A _{10L}	R/W _L	V _{SS}	I/O _{1L}	V_{DDQL}	I/O _{6L}	I/O _{7L}	J
	1	2	3	4	5	6	7	8	9	48 drw 02

^{1.} A13x is a NC for IDT70P254. A13x and A12x are NC for IDT70P244.

Pin Names

Left Port	Right Port	Names
CEL	CER	Chip Enable (Input)
R/WL	R/W̄R	Read/Write Enable (Input)
ŌĒL	ŌĒR	Output Enable (Input)
Aol - A13L ⁽¹⁾	Aor - A13R ⁽¹⁾	Address (Input)
I/O0L - I/O15L	I/Oor - I/O15R	Data Input/Output
UBL	ŪBR	Upper Byte Select (Input)
<u>∐B</u> L	<u>∏</u> R	Lower Byte Select (Input)
ĪNTL	ĪNTR	Interrupt Flag (Output)
V	DD	Power for Core + Right Port I/O (1.8V) (Input)
VD	DQL	Left Port I/O Supply Voltage (1.8V, 2.5V or 3.0V) (Input)
V	SS	Ground (0V) (Input)

NOTE:

1. A13x is a NC for IDT70P254. A13x and A12x are NC for IDT70P244.

7148 tbl 01

Truth Table I: Non-Contention Read/Write Control

		Inputs			Outputs		
CE	R/W	ŌĒ	ŪB	ĪВ	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected: Power Down
Х	Х	Х	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	DATAIN	High-Z	Write to Upper Byte Only ⁽¹⁾
L	L	Х	Н	L	High-Z	DATAIN	Write to Lower Byte Only ⁽¹⁾
L	L	Х	L	L	DATAIN	DATAIN	Write to Both Bytes ⁽¹⁾
L	Н	L	L	Н	DATA out	High-Z	Read Upper Byte Only
L	Н	L	Н	L	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	DATA out	DATA out	Read Both Bytes
Х	Х	Н	Х	Х	High-Z	High-Z	Outputs Disabled

7148 tbl 02

NOTE:

1. AOL — A13L \neq AOR — A13R

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Industrial	Unit
VTERM	Supply Voltage on VDD with Respect to GND	-0.5 to +2.9	V
VTERM	Supply Voltage on VDDQL with Respect to GND	-0.5 to +3.6	V
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.3 ⁽⁴⁾	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
NLT	Junction Temperature	+150	°C
IOUT (for VDDQL = 3.0V)	DC Output Current	20	mA
IOUT (for VDDQL = 2.5V)	DC Output Current	20	mA

7148 tbl 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period over VTERM = VDD + 0.3V.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.
- 4. VDDQL + 0.3V for left port.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

7148 tbl 07

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

$\label{eq:maximumOperatingTemperature} \mbox{ Maximum Operating Temperature and Supply Voltage}^{(1)}$

Grade	Ambient Temperature	GND	V DD
Industrial	-40°C to +85°C	0V	1.8V <u>+</u> 100mV

NOTE:

7148 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions (VDDOL = 3.0V±300mV)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	1.7	1.8	1.9	V
VDDQL	Left Port Supply Voltage	2.7	3.0	3.3	V
Vss	Ground	0	0	0	V
VIHL	Input High Voltage (VDDQL = 3.0V)	2.0		VDDQL + 0.2	V
VILL	Input Low Voltage (VDDQL = 3.0V)	-0.2	_	0.7	V
VIHR	Input High Voltage	1.2		VDD + 0.2	V
VILR	Input Low Voltage	-0.2	_	0.4	V

7148 tbl 05

Recommended DC Operating Conditions (VDDOL = 2.5V±100mV)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	1.7	1.8	1.9	V
VDDQL	Left Port Supply Voltage	2.4	2.5	2.6	٧
Vss	Ground	0	0	0	٧
VIHL	Input High Voltage (VDDQL = 2.5V)	1.7		VDDQL + 0.3	٧
VILL	Input Low Voltage (VDDQL = 2.5V)	-0.3	_	0.6	٧
VIHR	Input High Voltage	1.2		VDD + 0.2	٧
VILR	Input Low Voltage	-0.2		0.4	V

7148 tbl 06

Recommended DC Operating Conditions (VDDQL = 1.8V±100mV)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	1.7	1.8	1.9	V
VDDQL	Left Port Supply Voltage	1.7	1.8	1.9	٧
Vss	Ground	0	0	0	٧
VIHL	Input High Voltage (VDDQL = 1.8V)	1.2		VDDQL + 0.2	٧
VILL	Input Low Voltage (VDDQL = 1.8V)	-0.2		0.4	V
VIHR	Input High Voltage	1.2		VDD + 0.2	٧
VILR	Input Low Voltage	-0.2		0.4	٧

7148 tbl 06_5

- 1. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed VDD + 0.3V.

DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (VDD = 1.8V ± 100mV)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	$V_{DD} = 1.8V$, $V_{IN} = 0V$ to V_{DD}	-1	1	μΑ
ILO	Output Leakage Current	\overline{CE} = VIH, VOUT = 0V to VDD	-1	1	μΑ
Voll	Output Low Voltage (VDDQL = 3.0V)	loll = +2mA	_	0.4	V
Vohl	Output High Voltage (VDDQL = 3.0V)	IOHL = -2mA	2.1		V
Voll	Output Low Voltage (VDDQL = 2.5V)	loll = +2mA	_	0.4	V
Vohl	Output High Voltage (VDDQL = 2.5V)	IOHL = -2mA	2.0		V
Voll	Output Low Voltage (VDDQL = 1.8V)	loll = +0.1mA	_	0.2	V
Vohl	Output High Voltage (VDDQL = 1.8V)	IOHL = -0.1mA	VDDQL - 0.2V		V
Volr	Output Low Voltage	IOLR = +0.1mA	_	0.2	V
Vohr	Output High Voltage	IOHR = -0.1mA	VDD - 0.2V		V
VOLINT ^(1,2)	Output Low Voltage Interrupt	IoL = +2mA	_	0.4	V

NOTES:

7148 tbl 08

- 1. Interrupt can be level shifted to a higher voltage by tieing a resistor (R3) to an external power supply (VDDINTx). The value of R3 is a trade off between tinx and power.
- 2. $VDDINTR \ge VDD$, $VDDINTL \ge VDDQL$

DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (VDD = 1.8V ±100mV)

					70P264/ Ind'l	254/244 Only		
				40	ns	55	ns	
Symbol	Parameter	Test Condition	Version	Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Unit
lod	Dynamic Operating Current (Both Ports Active)	\overline{CE}_R and \overline{CE}_L = VIL, Outputs Open $f = f_{MAX}^{(2)}$	IND'L L	25	40	15	25	mA
ISB1	Standby Current (Both Ports Inactive)	$\overline{CE}R = V_{DD}$ - 0.2V and $\overline{CE}L = V_{DDQL}$ - 0.2V, $f = f_{MAX}^{(2)}$	IND'L L	2	6	2	6	μΑ
ISB2	Standby Current (One Port Inactive, One Port Active)	\overline{CE} "A" = VL and \overline{CE} "B" = VH ⁽³⁾ , Active Port Outputs Open $f = f_{MAX}^{(2)}$	IND'L L	8.5	18	8.5	14	mA
ISB3	Full Standby Current (Both Ports Inactive - CMOS Level Inputs)	$\overline{CE}L \geq V_{DDOL}$ - $0.2V$ and $\overline{CE}R \geq V_{DD}$ - $0.2V,$ f = 0	IND'L L	2	6	2	6	μА
ISB4	Standby Current (One Port Inactive, One Port Active - CMOS Level Inputs)	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq V$ DDQ - $0.2V^{(3)}$, Active Port Outputs Open $f = f_{MAX}^{(2)}$	IND'L L	8.5	18	8.5	14	mA

NOTES:

7148 tbl 09

- 1. VDD = 1.8V, TA = +25°C, and are not production tested. IDD = 15mA (typ.)
- 2. At f = fmax, address and control lines are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions".
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC Test Conditions

Input Pulse Levels	GND to 3.0V/GND to 2.5V/GND to 1.8V				
Input Rise/Fall Times	3ns Max.				
Input Timing Reference Levels	1.5V/1.25V/0.9V				
Output Reference Levels	1.5V/1.25V/0.9V				
Output Load	Figure 1A				

7148 tbl 10




Figure 1A. AC Output Test Load (5pF for tLz, tHz, twz, tow)





Figure 1B. AC Output Test Load for Interrupt

Timing of Power-Up Power-Down



7148 drw 04

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽²⁾

		40ns		55ns		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
trc	Read Cycle Time	40		55	_	ns
taa	Address Access Time	_	40	_	55	ns
tace	Chip Enable Access Time	_	40	-	55	ns
tabe	Byte Enable Access Time	_	40	_	55	ns
taoe	Output Enable Access Time	_	25	-	30	ns
tон	Output Hold from Address Change	5	_	5	_	ns
tLZ	Output Low-Z Time ^(1,3)	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,3)	_	10	-	25	ns
tru	Chip Enable to Power Up Time ⁽¹⁾	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽¹⁾		40	_	55	ns

NOTES:


7148 tbl 11

^{1.} This parameter is guaranteed by device characterization, but is not production tested.

^{2.} The specification for ton must be met by the device supplying write data to the SRAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.

^{3.} At any given temperature and voltage condition, thz is less than tLz for any given device.

Waveform of Read Cycles



- Timing depends on which signal is asserted last, OE, CE, IB, or UB.
 Timing depends on which signal is de-asserted first CE, OE, IB, or UB.

AC Electrical Characteristics Over the

Operat		70P264/254/244 Ind'l Only				
		40ns		55ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLI						
twc	Write Cycle Time	40	_	55		ns
tew	Chip Enable to End-of-Write ⁽²⁾	30	_	45	_	ns
taw	Address Valid to End-of-Write	30		45		ns
tas	Address Set-up Time ⁽²⁾	0	_	0		ns
twp	Write Pulse Width	25	_	40	_	ns
twr	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	20	_	30		ns
toн	Data Hold Time ⁽³⁾	0	_	0	_	ns
twz	Write Enable to Output in High-Z ⁽¹⁾	_	15	_	25	ns
tow	Output Active from End-of-Write ^(1,3)	0		0		ns


NOTES:

This parameter is guaranteed by device characterization, but is not production tested.
 To access SRAM, CE = VIL, UB or LB = VIL.


7148 tbl 12

^{3.} The specification for toH must be met by the device supplying write data to the SRAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8)



Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing^(1,5)



- 1. R/ \overline{W} or \overline{CE} or \overline{UB} & \overline{LB} must be high during all address transitions.
- 2. A write occurs during the overlap $(\overline{\text{tew} \text{ or twp}})$ of a low $\overline{\text{UB}}$ or $\overline{\text{LB}}$ and a LOW $\overline{\text{CE}}$ and a LOW R/\overline{W} for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{R/W}}$ LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} , R/ \overline{W} or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested.
- 8. If \overline{OE} is LOW during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access SRAM, $\overline{CE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$.


AC Electrical Characteristics Over the


Operating Temperature and Supply Voltage Range

		40ns 5		5ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING					
tas	Address Set-up Time	0	1	0	-	ns
twr	Write Recovery Time	0	1	0	_	ns
tins	Interrupt Set Time	_	35	_	45	ns
tinr	Interrupt Reset Time	_	45	_	45	ns

7148 tbl 13

Waveform of Interrupt Timing⁽¹⁾





- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Truth Table II.
- Timing depends on which enable signal (CE or RW) is asserted last.
 Timing depends on which enable signal (CE or RW) is de-asserted first.

Truth Table II — Interrupt Flag⁽¹⁾

			Right Port							
R/₩L	CEL	ŌĒL	A13L-A0L ⁽¹⁾	ΪΝΤι	R/W̄R	CER	OE R	A13R-A0R ⁽¹⁾	Ī NT R	Function
L	L	Х	3FFF	Х	Х	Х	Х	Х	L	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	Н	Reset Right INTR Flag
Х	Х	Х	Х	L	L	L	Х	3FFE	Х	Set Left INTL Flag
Х	L	L	3FFE	Н	Х	Х	Х	Χ	Х	Reset Left INTL Flag

NOTES:

7148 tbl 14

1. A13x is a NC for IDT70P254. A13x and A12x are NC for IDT70P244. Interrupt Addresses are 1FFF and 1FFE for IDT70P254 and FFF and FFE for IDT70P244.

Functional Description

The IDT70P264/254/244 provides two ports with separate control, address and I/O pins that permit independent access to any location in memory. The IDT70P264/254/244 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

Power Supply

Each port can operate on independent I/O voltages. This is determined by what is connected to the VDDIOL and VDD pins. The supported I/O standards are 1.8V/2.5V LVCMOS and 3.0V LVTTL.


The IDT70P264/254/244 includes power supply isolation functionality which aids system power management. VDD and VDDIOL can be independently powered up/down which allows the left port or the right port and core to be powered down when not in use. If VDDIOL is powered down, but VDD remains powered up all inputs to the core from the left port will be forced to deasserted states at full swing DC values to minimize leakage current and active power consumption. If VDD is powered down but VDDIOL remain powered up, all outputs for the left port will remain in the state they were in prior to power down.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE (HEX) (1FFE for IDT70P254, FFE for IDT70P244), where a write is defined as the $\overline{\text{CE}}=R/\overline{W}=\text{VIL}$ per Truth Table II. The left port clears the interrupt by accessing address location 3FFE (1FFE for IDT70P254, FFE for IDT70P244) when $\overline{\text{CE}}_R=\overline{\text{OE}}_R=\text{VIL}$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFF (HEX) (1FFF for IDT70P254, FFF for IDT70P244) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined, since it is an addressable SRAMlocation. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

The interrupt outputs of the IDT70P264/254/244 should be connected to an interrupt power supply (VDDINTx) through an external pull-up resistor. As long as VDDINTR \geq VDD and VDDINTL \geq VDDQL, there will be no current flowing between VDDINTx and VDD/VDDQL.

Ordering Information



Datasheet Document History

09/26/08: Initial Datasheet

02/20/09: Removed Preliminary status from entire datasheet

Page 14 Removed "IDT" from orderable part number

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.