
### **FFATURFS**:

- · A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- · True TTL input and output compatibility:
  - -VOH = 3.3V (typ.)
  - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA loн, 64mA loL)
- · Meets or exceeds JEDEC standard 18 specifications
- Power off disable outputs permit "live insertion"
- · Available in SOIC and QSOP packages

### DESCRIPTION:

The FCT543T is a non-inverting octal transceiver built using an advanced dual metal CMOS technology. This device contains two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{\text{CEAB}}$ ) input must be low in order to enter data from A0–A7 or to take data from B0–B7, as indicated in the Function Table. With  $\overline{\text{CEAB}}$  low, a low signal on the A-to-B Latch Enable ( $\overline{\text{LEAB}}$ ) input makes the A-to-B latches transparent; a subsequent low-to-high transition of the  $\overline{\text{LEAB}}$  signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With  $\overline{\text{CEAB}}$  and  $\overline{\text{OEAB}}$  both low, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the  $\overline{\text{CEBA}}$ ,  $\overline{\text{LEBA}}$  and  $\overline{\text{OEBA}}$  inputs.

### **FUNCTIONAL BLOCK DIAGRAM**



### **PIN CONFIGURATION**



**TOP VIEW** 

Package Type	Package Code	Order Code
QSOP	PCG24	QG
SOIC	PSG24	SOG

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

# CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

### **PINDESCRIPTION**

Pin Names	Description
ŌĒĀB	A-to-B Output Enable Input (Active LOW)
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
<u>LEAB</u>	A-to-B Latch Enable Input (Active LOW)
<u>LEBA</u>	B-to-A Latch Enable Input (Active LOW)
A0-A7	A-to-B Data Inputs or B-to-A 3-State Outputs
B0-B7	B-to-A Data Inputs or A-to-B 3-State Outputs

### FUNCTION TABLE(1,2)

For A-to-B (Symmetric with B-to-A)

			Latch	Output
	Inputs		Status	Buffers
CEAB	LEAB	OEAB	A-to-B	B0-B7
Н	Χ	Χ	Storing	High Z
Х	Н	Χ	Storing	Χ
Х	Х	Н	X	High Z
L	L	L	Transparent	Current A Inputs
L	Н	L	Storing	Previous* A Inputs

### NOTES:

1. \* Before LEAB LOW-to-HIGH Transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC =  $5.0V \pm 5\%$ 

Symbol	Parameter	Test Co	onditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Leve	ėl	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
lih	Input HIGH Current <sup>(4)</sup>	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lıL	Input LOW Current <sup>(4)</sup>	Vcc = Max.	VI = 0.5V	_	_	±1	μA
lozh	High Impedance Output Current	Vcc = Max	Vo = 2.7V	_	_	±1	μA
lozL	(3-State output pins) <sup>(4)</sup>		Vo = 0.5V	_	_	±1	
lı	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (Max.)	Vcc = Max., VI = Vcc (Max.)		_	±1	μA
Vik	Clamp Diode Voltage	VCC = Min, I <sub>IN</sub> = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_		_	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or V	'cc	_	0.01	1	mA

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = -15mA	2	3	-	
Vol	Output LOW Voltage	Vcc = Min	IoL = 64mA	_	0.3	0.55	V
		VIN = VIH or VIL					
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-60	-120	-225	mA
loff	Input/Output Power Off Leakage <sup>(5)</sup>	$VCC = 0V$ , $VIN \text{ or } VO \leq 4.5V$		_	_	±1	μΑ

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is  $\pm 5\mu A$  at TA =  $-55^{\circ}C$ .
- 5. This parameter is guaranteed but not tested.

# POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$			0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open  CEAB and OEAB = GND  CEBA = Vcc One Input Toggling  50% Duty Cycle	VIN = VCC VIN = GND	ı	0.15	0.25	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fcp = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND	VIN = VCC VIN = GND	_	1.5	3.5	mA
		CEBA = Vcc One Bit Toggling at fi = 5MHz 50% duty cycle	VIN = 3.4V VIN = GND	_	2	5.5	
		Vcc = Max., Outputs Open fcp = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND	VIN = VCC VIN = GND	_	3.8	7.3 <sup>(5)</sup>	mA
		CEBA = Vcc Eight Bits Toggling at fi = 2.5MHz 50% duty cycle	VIN = 3.4V VIN = GND	_	6	16.3 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fcP/2+ fiNi)$
  - Icc = Quiescent Current
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Output Frequency
  - Ni = Number of Outputs at fi
- All currents are in milliamps and all frequencies are in megahertz.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			74FCT	74FCT543AT 74FCT		543CT	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tplh	Propagation Delay	CL = 50pF	1.5	6.5	1.5	5.3	ns
tphl	TransparantMode	$RL = 500\Omega$					
	Ax to Bx or Bx to Ax						
tplh	Propagation Delay		1.5	8	1.5	7	ns
tphl	LEBA to Ax, LEAB to Bx						
tpzh	Output Enable Time		1.5	9	1.5	8	ns
tpzl	OEBA or OEAB to Ax or Bx						
	CEBA or CEAB to Ax or Bx						
tphz	Output Disable Time		1.5	7.5	1.5	6.5	ns
tplz	OEBA or OEAB to Ax or Bx						
	CEBA or CEAB to Ax or Bx						
tsu	Set-up Time, HIGH or LOW		2	_	2	_	ns
	Ax or Bx to $\overline{LEBA}$ or $\overline{LEAB}$						
tΗ	Hold Time, HIGH or LOW		2	_	2	_	ns
	Ax or Bx to LEBA or LEAB						
tw	LEBA or LEAB Pulse Width LOW		5	_	5	_	ns

#### NOTES


- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested.

# TEST CIRCUITS AND WAVEFORMS




Octal Link

Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay


### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width

Octal Link




Enable and Disable Times

### NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.

# ORDERING INFORMATION



# Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
Α	74FCT543ATQG	PCG24	QSOP	ı
	74FCT543ATQG8	PCG24	QSOP	ı
	74FCT543ATSOG	PSG24	SOIC	I
	74FCT543ATSOG8	PSG24	SOIC	I
С	74FCT543CTQG	PCG24	QSOP	I
	74FCT543CTQG8	PCG24	QSOP	ı
	74FCT543CTSOG	PSG24	SOIC	I
	74FCT543CTSOG8	PSG24	SOIC	I

# Datasheet Document History

10/10/2009	Pg. 6	Updated the ordering information by removing the "ID I" notation and non RoHS part.
05/16/2018	Pgs. 2, 7	Added table under pin configuration diagram with detailed package information. Updated the ordering information
		diagram adding Tube, Tape and Reel. Added new table of orderable part information.
05/10/2019	Pg. 7	Updated ordering information diagram.
02/11/2020	Pgs. 1-8	Rebranded as Renesas datasheet.

### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.