


General Description

The 830261 is a low skew, 1-to-2 Differential-to- LVCMOS/LVTTL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The differential input can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and translate to two single-ended LVCMOS/LVTTL outputs with a maximum output skew of 20ps. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.


Features

- Two LVCMOS/LVTTL outputs
- Differential CLK/nCLK input pair
- CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency: 350MHz (typical)
- Output skew: 20ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Additive phase jitter, RMS: 0.092ps (typical)
- Small 8 lead SOIC package saves board space
- Full 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram



Pin Assignment



830261

8-Lead SOIC, 150Mil

3.9mm x 4.9mm x 1.375mm package body

M Package

Top View

Table 1. Pin Descriptions

| Number | Name | Type | | Description |
|--------|-----------------|--------|----------|---|
| 1, 4 | nc | Unused | | No connect. |
| 2 | CLK | Input | Pulldown | Non-inverting differential clock input. |
| 3 | nCLK | Input | Pullup | Inverting differential clock input. |
| 5 | GND | Power | | Power supply ground. |
| 6 | Q1 | Output | | Single-ended clock output. LVCMOS/LVTTL interface levels. |
| 7 | Q0 | Output | | Single-ended clock output. LVCMOS/LVTTL interface levels. |
| 8 | V _{DD} | Power | | Positive supply pin. |

NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|--|------------------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |
| C _{PD} | Power Dissipation Capacitance (per output) | V _{DD} = 3.6V | | 23 | | pF |
| R _{OUT} | Output Impedance | | 5 | 7 | 12 | Ω |

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|--|--------------------------|
| Supply Voltage, V_{DD} | 4.6V |
| Inputs, V_I | -0.5V to $V_{DD} + 0.5V$ |
| Outputs, V_O | -0.5V to $V_{DD} + 0.5V$ |
| Package Thermal Impedance, θ_{JA} | 112.7°C/W (0 lfpm) |
| Storage Temperature, T_{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Positive Supply Voltage | | 3.0 | 3.3 | 3.6 | V |
| I_{DD} | Power Supply Current | | | | 35 | mA |

Table 3B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-----------------------------|-----------------------------|---------|---------|---------|-------|
| V_{OH} | Output High Voltage; NOTE 1 | $V_{DD} = 3.6V$ | 2.6 | | | V |
| V_{OL} | Output Low Voltage; NOTE 1 | $V_{DD} = 3.6V$ or $2.625V$ | | | 0.5 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DD}/2$. See Parameter Measurement Information, *Output Load Test Circuit Diagrams*.

Table 3C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|--------------------------------------|-----------------|---------------------------------|---------|-----------------|---------|
| I_{IH} | Input High Current | nCLK | $V_{IN} = V_{DD} = 3.6V$ | | 5 | μA |
| | | CLK | $V_{IN} = V_{DD} = 3.6V$ | | 150 | μA |
| I_{IL} | Input Low Current | nCLK | $V_{IN} = 0V$, $V_{DD} = 3.6V$ | -150 | | μA |
| | | CLK | $V_{IN} = 0V$, $V_{DD} = 3.6V$ | -5 | | μA |
| V_{PP} | Peak-to-Peak Input Voltage; NOTE 1 | | 0.15 | | 1.3 | V |
| V_{CMR} | Common Mode Input Voltage; NOTE 1, 2 | | GND + 0.5 | | $V_{DD} - 0.85$ | V |

NOTE 1: V_{IL} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{IH} .

AC Electrical Characteristics

Table 4. AC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------|---|---|---------|---------|---------|-------|
| f_{MAX} | Output Frequency | | | 350 | | MHz |
| t_{PD} | Propagation Delay, NOTE 1 | $f \leq 350MHz$ | 1.7 | 2.1 | 2.5 | ns |
| $t_{sk(o)}$ | Output Skew; NOTE 2, 4 | | | 5 | 20 | ps |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4 | | | | 600 | ps |
| f_{jit} | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 125MHz, Integration Range (12kHz – 20MHz) | | 0.092 | | ps |
| t_R / t_F | Output Rise/Fall Time | 0.8V to 2V | 150 | 300 | 450 | ps |
| odc | Output Duty Cycle | | 40 | 50 | 60 | % |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at $V_{DD}/2$.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DD}/2$.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DD}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This

is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Parameter Measurement Information




3.3V Core/3.3V LVC MOS Output Load AC Test Circuit




Differential Input Level




Output Skew



Part-to-Part Skew




Output Duty Cycle/Pulse Width/Period



Output Rise/Fall Time

Parameter Measurement Information, continued



Propagation Delay

Application Information

Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_REF should be 1.25V and $R2/R1 = 0.609$.




Figure 1. Single-Ended Signal Driving Differential Input

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2F* show interface examples for the HiPerClocks CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClocks open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. HiPerClocks CLK/nCLK Input Driven by an IDT Open Emitter HiPerClocks LVHSTL Driver




Figure 2B. HiPerClocks CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2C. HiPerClocks CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. HiPerClocks CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 2E. HiPerClocks CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 2F. HiPerClocks CLK/nCLK Input Driven by a 2.5V SSTL Driver

Reliability Information

Table 5. θ_{JA} vs. Air Flow Table for an 8 Lead SOIC

| θ_{JA} by Velocity | | | |
|---|-----------|-----------|----------|
| Linear Feet per Minute | 0 | 200 | 500 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 112.7°C/W | 103.3°C/W | 97.1°C/W |

Transistor Count

The transistor count for 830261 is: 416
 Pin-to-pin compatible with the MC100EPT26

Package Outline and Package Dimensions

Package Outline - M Suffix for 8 Lead SOIC




Table 6. Package Dimensions

| All Dimensions in Millimeters | | |
|-------------------------------|------------|---------|
| Symbol | Minimum | Maximum |
| N | 8 | |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| B | 0.33 | 0.51 |
| C | 0.19 | 0.25 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 1.27 Basic | |
| H | 5.80 | 6.20 |
| h | 0.25 | 0.50 |
| L | 0.40 | 1.27 |
| α | 0° | 8° |

Reference Document: JEDEC Publication 95, MS-012

Ordering Information

Table 7. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|----------|-------------------------|--------------------|---------------|
| 83026AMILF | 83026AIL | "Lead-Free" 8 Lead SOIC | Tube | -40°C to 85°C |
| 83026AMILFT | 83026AIL | "Lead-Free" 8 Lead SOIC | Tape & Reel | -40°C to 85°C |

Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|-----------------------|---|----------|
| A | | 1 | Revised General Description. | 8/9/02 |
| B | T2 | 1 2 | Features Section - added Lead-Free bullet. Pin Characteristics Table - changed C_{IN} 4pF max. to 4pF typical. Added 5Ω min. and 12Ω max. to R_{OUT} row. | 11/9/04 |
| | T7 | 6 - 7 11 | Added Application Information section. Added Lead-Free part number to Ordering Information Table. | |
| C | T3C | 1 | Features Section - added Additive Phase Jitter bullet. | 8/26/09 |
| | T4 | 1 3 4 5 8 | Pin Assignment - corrected package dimensions. Differential DC Characteristics Table - updated NOTES. AC Characteristics Tables - added Additive Phase Jitter row. Added Additive Phase Jitter Plot. Updated <i>Differential Clock Input Interface</i> . Converted datasheet format. | |
| C | T7 | 1 10 12 | Features Section - removed leaded device reference Ordering Information Table - removed leaded devices. PDN# CQ-13-02 Updated Support email address | 5/30/14 |
| C | T7 | 1 10 | Removed HiPerClockS from the General Description. Removed ICS from the part number. Ordering Information - Removed 2500 from Tape and Reel. Removed LF note below the table. Updated datasheet header and footer. | 12/15/15 |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.