## **PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017**

## **General Description**

#### The 8305-02 is a low skew, 1-to-4, Differential/


LVCMOS-to-LVCMOS/LVTTL Fanout Buffer. The 8305-02 has selectable clock inputs that accept either differential or single-ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/ deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state.

Guaranteed output and part-to-part skew characteristics make the 8305-02 ideal for those applications demanding well defined performance and repeatability.


### **Features**

- Four LVCMOS/LVTTL outputs, (two banks of two LVCMOS outputs)
- Selectable differential CLK, nCLK pair or LVCMOS\_CLK input
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL
- LVCMOS\_CLK supports the following input types: LVCMOS, LVTTL
- Maximum output frequency: 250MHz
- Output skew: 100ps (maximum)
- Power supply modes: Core/Output
   3.3V/3.3V
   3.3V/2.5V
   3.3V/1.8V
   3.3V/1.5V
- 0°C to 70°C ambient operating temperature
- Lead-free (RoHS 6) packaging
- For functional replacement part use 8305

## Block Diagram



### **Pin Assignment**



8305-02

16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body G Package Top View

## Table 1. Pin Descriptions

Number	Name	Т	уре	Description
1	OEA	Input	Pullup	Output enable for Bank A outputs. When LOW, QAx outputs are in HIGH impedance state. When HIGH, QAx outputs are active. LVCMOS / LVTTL interface levels.
2	OEB	Input	Pullup	Output enable for Bank B outputs. When LOW, QBx outputs are in HIGH impedance state. When HIGH, QBx outputs are active. LVCMOS / LVTTL interface levels.
3	V <sub>DD</sub>	Power		Positive supply pins.
4	CLK_EN	Input	Pullup	Synchronizing clock enable. When LOW, the output clocks are disabled. When HIGH, output clocks are enabled. LVCMOS / LVTTL interface levels.
5	CLK	Input	Pulldown	Non-inverting differential clock input.
6	nCLK	Input	Pullup	Inverting differential clock input.
7	CLK_SEL	Input	Pullup	Clock select input. When HIGH, selects CLK, nCLK inputs. When LOW, selects LVCMOS_CLK input. LVCMOS / LVTTL interface levels.
8	LVCMOS_CLK	Input	Pulldown	Single-ended clock input. LVCMOS/LVTTL interface levels.
9, 13	GND	Power		Power supply ground.
10, 12	QB1, QB0	Output		Single-ended Bank B clock outputs. LVCMOS/LVTTL interface levels.
11	V <sub>DDO_B</sub>	Power		Output supply pin for Bank B outputs.
14, 16	QA1, QA0	Output		Single-ended Bank A clock outputs. LVCMOS/LVTTL interface levels.
15	V <sub>DDO_A</sub>	Power		Output supply pin for Bank A outputs.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			13		pF
		$V_{DDO_A} = V_{DDO_B} = 3.3V$		9		Ω
D	Output Impedance	$V_{DDO_A} = V_{DDO_B} = 2.5V$		11		Ω
R <sub>OUT</sub>	Output Impedance	$V_{DDO_A} = V_{DDO_B} = 1.8V$		15		Ω
		$V_{DDO_A} = V_{DDO_B} = 1.5V$		20		Ω

# **Function Tables**

Table 3. Clock Input Function Table

	Inputs						
OEA, OEB	CLK_EN	CLK_SEL	Selected Source	QAx, QBx			
1	0	0	LVCMOS_CLK	Disabled; LOW			
1	0	1	CLK, nCLK	Disabled; LOW			
1	1	0	LVCMOS_CLK	Enabled			
1 (default)	1 (default)	1 (default)	CLK, nCLK	Enabled			
0	Х	Х		High-Impedance			

NOTE: After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.




Figure 1. CLK\_EN Timing Diagram

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	100.3°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

**Table 4A. Power Supply DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$  or  $1.8V \pm 0.15V$  or  $1.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO_A,</sub>			3.135	3.3	3.465	V
	Output Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO_B</sub>			1.65	1.8	1.95	V
			1.425	1.5	1.575	V
I <sub>DD</sub>	Power Supply Current				21	mA
I <sub>DDO_A</sub> + I <sub>DDO_B</sub>	Output Supply Current	No Load			5	mA

**Table 4B. LVCMOS DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$  or  $1.8V \pm 0.15V$  or  $1.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High	Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low	Voltage		-0.3		0.8	V
Iн	Input High	gh CLK_SEL, CLK_EN		5	μA		
V <sub>IH</sub> Ir V <sub>IL</sub> Ir I <sub>IH</sub> Ir I <sub>IL</sub> Ir I <sub>IL</sub> C V <sub>OH</sub> C	Current	LVCMOS_CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I <sub>II</sub>	Input Low	OEA, OEB, CLK_SEL, CLK_EN	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
	Current	LVCMOS_CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
			$V_{DDO_X} = 3.3V \pm 5\%$	2.6			V
M	Outrout Llin		$V_{DDO_X} = 2.5V \pm 5\%$	1.8			V
∨он		h Voltage; NOTE 1	$V_{DDO_X} = 1.8V \pm 0.15V$	1.5			V
			$V_{DDO_X} = 1.5V \pm 5\%$	V <sub>DDO_X</sub> – 0.3			V
			$V_{DDO_X} = 3.3V \pm 5\%$			0.5	V
M	Outrout Low		$V_{DDO_X} = 2.5V \pm 5\%$			0.4	V
VOL		v Voltage; NOTE 1	$V_{DDO_X} = 1.8V \pm 0.15V$			0.35	V
			$V_{DDO_X} = 1.5V \pm 5\%$			0.30	V
I <sub>OZL</sub>	Output Hig	h-Impedance Low		-5			μΑ
I <sub>OZH</sub>	Output Hig	h-Impedance High				5	μA

NOTE:  $V_{DDO_X}$  denotes  $V_{DDO_A}$  and  $V_{DDO_B}$ . NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{DDO_X}/2$ . See Parameter Measurement Information section, *Output Load Test Circuit diagrams*.

Table 4C. DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO A} = V_{DDO B} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ or $1.8V \pm 0.15V$ or $1.5V \pm 5\%$	>,
$T_A = 0^{\circ}C$ to $70^{\circ}C$	

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	CLK,	$V_{DD} = V_{IN} = 3.465V$			150	μA
ΊΗ	High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$			5	μA
1	Input	CLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
ΙIL	Low Current	nCLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input	Voltage; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mod NOTE 1, 2	e Voltage;		GND + 0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $\rm V_{IL}$  should not be less than -0.3V. NOTE 2: Common mode voltage is defined as  $\rm V_{IH}.$ 

## **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{DD} = V_{DDO A} = V_{DDO B} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency					250	MHz
t <sub>PD</sub>	Propagation Delay; NO	DTE 1		1.9		3.2	ns
<i>t</i> sk(o)	Output Skew; NOTE 2	, 4	Measured on the Rising Edge			100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NO	TE 3, 4				900	ps
<i>t</i> sk(b)	Bank Skew; NOTE 4,	5				35	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, NOTE 6	CLK, nCLK	156.25MHz, Integration Range: 12kHz - 20MHz		0.25		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time;	NOTE 7	20% to 80%	100		700	ps
odo	Output Duty Cycle;	CLK, nCLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	45		55	%
odc	NOTE 8	LVCMOS_CLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	40		60	%
t <sub>EN</sub>	Output Enable Time: N	OTE 7				5	ns
t <sub>DIS</sub>	Output Disable Time: I	NOTE 7				5	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $f \le 250$ MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input (LVCMOS\_CLK) or from the differential input crossing point (CLK, nCLK) to  $V_{DDO_X}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO X</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages, with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO_X}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 6: Driving only one input clock.

NOTE 7: These parameters are guaranteed by characterization. Not tested in production.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency					250	MHz
t <sub>PD</sub>	Propagation Delay; NO	DTE 1		1.9		3.2	ns
<i>t</i> sk(o)	Output Skew; NOTE 2	, 4	Measured on the Rising Edge			100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NO	TE 3, 4				900	ps
<i>t</i> sk(b)	Bank Skew; NOTE 4,	5				35	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, NOTE 6	CLK, nCLK	156.25MHz, Integration Range: 12kHz - 20MHz		0.25		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time;	NOTE 7	20% to 80%	100		700	ps
odo	Output Duty Cycle;	CLK, nCLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	45		55	%
odc	NOTE 8	LVCMOS_CLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	40		60	%
t <sub>EN</sub>	Output Enable Time: N	OTE 7				5	ns
t <sub>DIS</sub>	Output Disable Time: I	NOTE 7				5	ns

#### Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO A} = V_{DDO B} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to 70°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $f \le 250$ MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input (LVCMOS\_CLK) or from the differential input crossing point (CLK, nCLK) to  $V_{DDO_X}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO X</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages, with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO} x/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 6: Driving only one input clock.

NOTE 7: These parameters are guaranteed by characterization. Not tested in production.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
fout	Output Frequency					250	MHz
t <sub>PD</sub>	Propagation Delay; NO	TE 1		2.2		3.9	ns
<i>t</i> sk(o)	Output Skew; NOTE 2,	4	Measured on the Rising Edge			100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NO	TE 3, 4				1.2	ns
<i>t</i> sk(b)	Bank Skew; NOTE 4, 5	5				50	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, NOTE 6	CLK, nCLK	156.25MHz, Integration Range: 12kHz - 20MHz		0.28		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time;	NOTE 7	20% to 80%	100		800	ps
odo	Output Duty Cycle;	CLK, nCLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	45		55	%
odc	NOTE 8	LVCMOS_CLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	40		60	%
t <sub>EN</sub>	Output Enable Time: N	OTE 7				5	ns
t <sub>DIS</sub>	Output Disable Time: N	IOTE 7				5	ns

### Table 5C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO_A} = V_{DDO_B} = 1.8V \pm 0.15V$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $f \le 250$ MHz unless noted otherwise.

NOTE 1: Measured from V<sub>DD</sub>/2 of the input (LVCMOS\_CLK) or from the differential input crossing point (CLK, nCLK) to V<sub>DDO\_X</sub>/2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO X</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages, with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO} x/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 6: Driving only one input clock.

NOTE 7: These parameters are guaranteed by characterization. Not tested in production.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency					250	MHz
t <sub>PD</sub>	Propagation Delay; NC	TE 1		2.5		4.3	ns
<i>t</i> sk(o)	Output Skew; NOTE 2,	4	Measured on the Rising Edge			100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NO	TE 3, 4				1.6	ns
<i>t</i> sk(b)	Bank Skew; NOTE 4, 5	5				50	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, NOTE 6	CLK, nCLK	156.25MHz, Integration Range: 12kHz - 20MHz		0.35		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time;	NOTE 7	20% to 80%	100		800	ps
odc	Output Duty Cycle;	CLK, nCLK	<i>f</i> <sub>OUT</sub> ≤ 156.25MHz	45		55	%
ouc	NOTE 8	LVCMOS_CLK	$f_{OUT} \leq 156.25 MHz$	40		60	%
t <sub>EN</sub>	Output Enable Time: N	OTE 7				5	ns
t <sub>DIS</sub>	Output Disable Time: N	IOTE 7				5	ns

### Table 5D. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO_A} = V_{DDO_B} = 1.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $f \le 250$ MHz unless noted otherwise.

NOTE 1: Measured from V<sub>DD</sub>/2 of the input (LVCMOS\_CLK) or from the differential input crossing point (CLK, nCLK) to V<sub>DDO\_X</sub>/2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO X</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages, with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO} x/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.


NOTE 6: Driving only one input clock.

NOTE 7: These parameters are guaranteed by characterization. Not tested in production.

## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the

fundamental. When the required offset is specified, the phase noise is called a dBc value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Measured using a Rohde & Schwarz SMA100 as the input source.

# RENESAS


## **Parameter Measurement Information**




3.3V Core/3.3V LVCMOS Output Load Test Circuit




3.3V Core/1.8V LVCMOS Output Load Test Circuit




**Differential Input Level** 



3.3V Core/2.5V LVCMOS Output Load Test Circuit




3.3V Core/1.5V LVCMOS Output Load Test Circuit






# RENESAS


### Parameter Measurement Information, continued




Part-to-Part Skew




**Output Rise/Fall Time** 



**Propagation Delay** 



**Bank Skew** 



Output Duty Cycle/Pulse Width/Period

# **Applications Information**

### Wiring the Differential Input to Accept Single-Ended Levels

*Figure 2* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD}$  = 3.3V, R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V<sub>IL</sub> cannot be less than -0.3V and V<sub>IH</sub> cannot be more than V<sub>DD</sub> + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### LVCMOS\_CLK Input

For applications not requiring the use of the single-ended clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the LVCMOS\_CLK input to ground.

### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

### **LVCMOS Outputs**

All unused LVCMOS output can be left floating. There should be no trace attached.

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. The differential signals must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 3A to 3E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult




Figure 3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver





Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.








Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8305-02. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8305-02 is the sum of the core power plus the power dissipation due to loading. The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \*21mA = 72.765mW

#### **LVCMOS Driver Power Dissipation**

- Output Impedance R<sub>OUT</sub> Power Dissipation due to Loading 50Ω to V<sub>DD</sub>/2
   Output Current I<sub>OUT</sub> = V<sub>DD MAX</sub> / [2 \* (50Ω + R<sub>OUT</sub>)] = 3.465V / [2 \* (50Ω + 9Ω)] = 35.36mA
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (LVCMOS) = R<sub>OUT</sub> \*  $(I_{OUT})^2 = 9\Omega$  \* (35.36mA)<sup>2</sup> = **11.25mW per output**

Total Power Dissipation on the R<sub>OUT</sub> Total Power (R<sub>OUT</sub>) = 11.25mW \* 4 = 45mW

#### **Dynamic Power Dissipation at 250MHz**

Power (250MHz) =  $C_{PD}$  \* Frequency \*  $(V_{DD})^2$  \* Number of outputs = 13pF \* 250MHz \* (3.465V)<sup>2</sup> \* 4 = **156.53mW** 

#### **Total Power**

= Power (core)<sub>MAX</sub> + Total Power (**R**<sub>OUT</sub>) + Power (250MHz) = 72.765mW + 45mW + 156.53mW = **274.3mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA} * Pd_{total} + T_A$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 100.3°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}C + 0.274W * 100.3^{\circ}C/W = 97.5^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 16 Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	100.3°C/W	96.0°C/W	93.9°C/W

### **Reliability Information**

### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead TSSOP


	$\theta_{\text{JA}}$ vs. Air Flow		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	100.3°C/W	96.0°C/W	93.9°C/W

### **Transistor Count**

The transistor count for 8305-02: 538

## Package Outline and Package Dimensions

Package Outline - G Suffix for 16 Lead TSSOP



#### Table 8. Package Dimensions for 16 Lead TSSOP

All Din	All Dimensions in Millimeters		
Symbol	Minimum	Maximum	
N	16		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	4.90	5.10	
E	6.40 Basic		
E1	4.30	4.50	
е	0.65 Basic		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8305AG-02LF	8305A02L	"Lead-Free" 16 Lead TSSOP	Tube	0°C to 70°C
8305AG-02LFT	8305A02L	"Lead-Free" 16 Lead TSSOP	Tape & Reel	0°C to 70°C

# **Revision History**

]

Revision Date	Description of Change
May 19, 2016	<ul> <li>Removed ICS in the part number where needed. Updated header and footer.</li> <li>Product Discontinuation Notice - Last time buy expires May 6, 2017</li> <li>PDN CQ-16-01</li> </ul>



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.