# RENESAS

# SYNCHRONOUS ETHERNET FREQUENCY TRANSLATOR

# ICS840271I

### **General Description**



**Block Diagram** 

The ICS8402711 is a PLL-based Frequency Translator intended for use in telecommunication applications such as Synchronous Ethernet. The internal PLL translates Ethernet clock frequencies such as 125MHz (1Gb Ethernet), 156.25MHz

(10GbE XAUI) and 161.1328MHz (10Gb Ethernet) to an output frequency of 25MHz. The PLL does not any require external components. The input frequency is selectable by a 2-pin interface. The ICS840271I is optimized for low cycle-to-cycle jitter on the 25MHz output signal. The input of the device accepts differential (LVPECL, LVDS, LVHSTL, SSTL, HCSL) or single-ended (LVCMOS) signals. The extended temperature range supports telecommunication and networking equipment requirements. The ICS840271I uses a small RoHS 6, 8-pin TSSOP package and is an effective solution for space-constrained applications.

### **Features**

- Clock frequency translator for Synchronous Ethernet applications
- One single-ended output (LVCMOS or LVTTL levels), 16Ω output impedance
- Differential input pair (CLK, nCLK) accepts LVPECL, LVDS, LVHSTL, SSTL, HCSL input levels
- Supports input clock frequencies of: 125MHz, 156.25MHz or 161.1328MHz
- Generates a 25MHz output clock signal
- Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/LVTTL) input levels
- Internal PLL is optimized for low cycle-to-cycle jitter at the output
- Full 3.3V or 2.5V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

#### CLK Pre-PLL divider Output nCLK Q Feedback divider divider 25 MHz Input Control Logic 00 = PLL Bypass SEL(1:0) 01 = 161.1328125 MHz 10 = 156.2500000 MHz 11 = 125.000000 MHz

# **Pin Assignment**



ICS840271I 8 Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

1

Number	Name	T	уре	Description
1	V <sub>DDA</sub>	Power		Analog supply pin.
2	SEL0	Input	Pulldown	Selects the input reference frequency and the PLL bypass mode. LVCMOS/LVTTL interface levels. See Table 3.
3	CLK	Input	Pulldown	Non-inverting differential clock input.
4	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. Internal resistor bias to V <sub>DD</sub> /2.
5	SEL1	Input	Pullup	Selects the input reference frequency and the PLL bypass mode. LVCMOS/LVTTL interface levels. See Table 3.
6	GND	Power		Power supply ground.
7	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.
8	V <sub>DD</sub>	Power		Core supply pin.

# Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub> Output Imped		V <sub>DD</sub> = 3.465V		16		Ω
	Output impedance	V <sub>DD</sub> = 2.625V		19		Ω

# **Function Tables**

### Table 3. SEL[1:0] Function Table

	Inputs			
SEL1	SEL0	CLK, nCLK (MHz)	Mode	Output (MHz)
0	0	REF	PLL Bypass	REF/ 5
0	1	161.1328125	PLL Enabled	25
1 (default)	0 (default)	156.25	PLL Enabled	25
1	1	125	PLL Enabled	25

NOTE: REF = Input clock signal frequency

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> (LVCMOS)	-0.5V to V <sub>DD</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	129.5°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics, $V_{DD}$ = $3.3V\pm5\%,~T_{A}$ = -40°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.08	3.3	$V_{DD}$	V
I <sub>DD</sub>	Power Supply Current				75	mA
I <sub>DDA</sub>	Analog Supply Current				8	mA

### Table 4B. Power Supply DC Characteristics, $V_{DD}$ = 2.5V±5%, $T_{A}$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.08	2.5	V <sub>DD</sub>	V
I <sub>DD</sub>	Power Supply Current				72	mA
I <sub>DDA</sub>	Analog Supply Current				8	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	less at Link Veltere		$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
ЧН	input nigh voltage		V <sub>DD</sub> = 2.5V	1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage		V <sub>DD</sub> = 3.3V	-0.3		0.8	V
۷IL			V <sub>DD</sub> = 2.5V	-0.3		0.7	V
,	Input High Current	SEL1	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
чн	input nigh Current	SEL0	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
		SEL1	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
١L	Input Low Current	SEL0	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
V	Output Lligh Voltage		V <sub>DD</sub> = 3.465V, I <sub>OH</sub> = 12mA	2.6			V
⊻он	Output riigh voltage	;	V <sub>DD</sub> = 2.625V, I <sub>OH</sub> = 12mA	1.8			V
V <sub>OL</sub>	Output Low Voltage		$V_{DD} = 3.465V \text{ or } 2.625V, I_{OL} = -12mA$			0.5	V

### Table 4C. LVCMOS/LVTTL DC Characteristics, V\_{DD} = $3.3V\pm5\%$ or $2.5V\pm5\%$ , T<sub>A</sub> = -40°C to $85^{\circ}C$

### Table 4D. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK/nCLK	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
I <sub>IL</sub>	Input Low Current	CLK	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μA
		nCLK	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input NOTE 1, 2	Voltage;		GND + 0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $V_{\text{IL}}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as VIH.

4

# **AC Electrical Characteristics**

Table 5A. AC Characteristics, $v_{DD} = 3.3 v \pm 3 \%$ , $r_A = -40 \text{ C} 10.83 \text{ C}$								
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum			
f <sub>OUT</sub>	Output Frequency			25				
<i>t</i> jit(cc))	Cycle to Cycle litter	SEL0 ≠ SEL1			40			
		SEL0 = SEL1 = 1			15			
+	PLL Look Time	SEL1 = 0, SEL0 = 1			1			
<sup>t</sup> LOCK		SEL 1 = 1, SEL0 = X			50			
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700			
odc	Output Duty Cycle		47		53			

#### **Table 5A. AC Characteristics,** $V_{DD} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

#### Table 5B. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency			25		MHz
<i>t</i> jit(cc)) Cycl	Cycle to Cycle litter	SEL0 ≠ SEL1			50	ps
		SEL0 = SEL1 = 1			15	ps
	BLL Look Time	SEL1 = 0, SEL0 = 1			1	S
LOCK		SEL 1 = 1, SEL0 = X			50	ms
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

5

Units

MHz ps ps s ms ps %





3.3V Output Load AC Test Circuit



**Differential Input Level** 







2.5V Output Load AC Test Circuit



Cycle-to-Cycle Jitter



**Output Rise/Fall Time** 

# **Application Information**

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS840271I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V<sub>DD</sub> and V<sub>DDA</sub> should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V<sub>DD</sub> pin and also shows that V<sub>DDA</sub> requires that an additional 10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the V<sub>DDA</sub> pin.



Figure 1. Power Supply Filtering

### Wiring the Differential Input to Accept Single Ended Levels

*Figure 2* shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



Figure 2. Single-Ended Signal Driving Differential Input

### **Recommendations for Unused Input Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 3A to 3F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver







Figure 3C. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver





component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.



Figure 3B. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver



Figure 3D. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVDS Driver



Figure 3F. HiPerClockS CLK/nCLK Input Driven by a 2.5V SSTL Driver

## **Schematic Example**

*Figure 4* shows an example of ICS8402711 applications schematic. In this example, the device is operated at  $V_{DD}$  = 3.3V. The input is driven by either a 3.3V LVPECL or LVDS driver. One example of LVCMOS termination is shown in this schematic. The decoupling capacitors should be located a close as possible to the power pin.



Figure 4. ICS8402711 Schematic layout

9

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS8402711. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8402711 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DD</sub> + I<sub>DDA</sub>) = 3.465V \*(75mA + 8mA) = 287.6mW
- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DD}/2$ Output Current  $I_{OUT} = V_{DD\_MAX} / [2 * (50\Omega + R_{OUT})] = 3.465V / [2 * (50\Omega + 16\Omega)] = 26.25mA$
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \*  $(I_{OUT})^2$  = 16 $\Omega$  \* (26.25mA)<sup>2</sup> = **11mW per output**

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Total Power (R<sub>OUT</sub>) = 287.6mW + 11mW **= 298.6mW**

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA} * Pd\_total + T_A$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.299W * 129.5^{\circ}C/W = 123.7^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 8 Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity							
Meters per Second	0	1	2.5				
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W				

### **Reliability Information**

#### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 8 Lead TSSOP

$\theta_{JA}$ vs. Air Flow							
Meters per Second	0	1	2.5				
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W				

### **Transistor Count**

The transistor count for ICS8402711 is: 2732

# Package Outline and Package Dimensions

Package Outline - G Suffix for 8 Lead TSSOP



#### Table 8. Package Dimensions

All Dimensions in Millimeters					
Symbol	Minimum Maximum				
Ν	8				
Α		1.20			
A1	0.5	0.15			
A2	0.80	1.05			
b	0.19	0.30			
С	0.09	0.20			
D	2.90	3.10			
E	6.40 Basic				
E1	4.30	4.50			
е	0.65 Basic				
L	0.45	0.75			
α	0°	8°			
aaa		0.10			

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
840271BGILF	71BIL	"Lead-Free" 8 Lead TSSOP	Tube	-40°C to 85°C
840271BGILFT	71BIL	"Lead-Free" 8 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.