


## **General Description**


The 84330Cl is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 250MHz to 720MHz. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and 8. Output frequency steps as small as 250kHz to 2MHz can be achieved using a 16MHz crystal depending on the output divider settings.

## **Features**

- Fully integrated PLL, no external loop filter requirements
- One differential 3.3V LVPECL output
- Crystal oscillator interface: 10MHz to 25MHz
- Output frequency range: 31.25MHz to 720MHz
- VCO range: 250MHz to 720MHz
- Parallel or serial interface for programming M and N dividers during power-up
- RMS period jitter: 6ps (maximum)
- Cycle-to-cycle jitter: 40ps (maximum)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages

# **Block Diagram**







### **Functional Description**

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.

The 84330Cl features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 720MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the 84330Cl support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP\_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly to the M divider and N output divider. On the

LOW-to-HIGH transition of the nP\_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:


$$fVCO = \underline{fXTAL} \times 2M$$
16

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as  $125 \le M \le 360$ . The frequency out is defined as follows:

fout = 
$$\frac{\text{fVCO}}{\text{N}} = \frac{\text{fXTAL}}{16} \times \frac{2\text{M}}{\text{N}}$$

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider on each rising edge of S\_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows in the table below:

T2	T1	T0	TEST Output	<b>f</b> OUT
0	0	0	Shift Register Out	fout
0	0	1	HIGH	fout
0	1	0	PLL Reference XTAL ÷16	fout
0	1	1	(VCO ÷ M)/2 (non 50% Duty Cycle M Divider)	fout
1	0	0	f <sub>OUT</sub> , LVCMOS Output Frequency < 200MHz	fout
1	0	1	LOW	f <sub>OUT</sub>
1	1	0	(S_CLOCK ÷ M)/2 (non 50% Duty Cycle M Divider)	S_CLOCK ÷ N Divider
1	1	1	f <sub>OUT</sub> ÷ 4	f <sub>OUT</sub>





**Table 1. Pin Descriptions** 

Name	T	уре	Description
V <sub>CCA</sub>	Power		Analog supply pin.
XTAL1, XTAL2			Crystal oscillator interface. XTAL1 is an oscillator input, XTAL2 is an oscillator output.
XTAL_SEL	Input	Pullup	Selects between the crystal oscillator or FREF_EXT inputs as the PLL reference source.  Selects XTAL inputs when HIGH. Selects FREF_EXT when LOW.  LVCMOS / LVTTL interface levels.
OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels.
nP_LOAD	Input	Pullup	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divide value.  LVCMOS / LVTTL interface levels.
M0, M1, M2 M3, M4, M5 M6, M7, M8	Input	Pullup	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels.
N0, N1	Input	Pullup	Determines N output divider value as defined in Table 3C Function Table.  LVCMOS / LVTTL interface levels.
V <sub>EE</sub>	Power		Negative supply pins.
TEST	Output		Test output which is used in the serial mode of operation. Single-ended LVPECL interface levels.
V <sub>CC</sub>	Power		Core supply pins.
nFOUT, FOUT	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
nc	Unused		No connect.
FREF_EXT	Input	Pulldown	PLL reference input. LVCMOS / LVTTL interface levels.
S_CLOCK	Input	Pulldown	Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_LOAD	Input	Pulldown	Controls transition of data from shift register into the M divider. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



## **Function Tables**

Table 3A. Parallel and Serial Mode Function Table

			Inputs			
nP_LOAD	M	N	S_LOAD	S_CLOCK	S_DATA	Conditions
Х	Х	Х	Х	Х	Х	Reset. M and N bits are all set HIGH.
L	Data	Data	Х	Х	Х	Data on M and N inputs passed directly to the M divider and N output divider. TEST mode 000.
<b>↑</b>	Data	Data	L	Х	Х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
Н	Х	Х	L	1	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
Н	Х	Х	1	L	Data	Contents of the shift register are passed to the M divider and N output divider.
Н	Х	Х	<b>\</b>	L	Data	M divider and N output divider values are latched.
Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.
Н	Х	Х	Н	1	Data	S_DATA passed directly to M divider as it is clocked.

NOTE: L = LOW

H = HIGH

X = Don't care

 $\uparrow$  = Rising edge transition  $\downarrow$  = Falling edge transition

Table 3B. Programmable VCO Frequency Function Table

VCO Frequency		256	128	64	32	16	8	4	2	1
(MHz)	M Divide	M8	М7	M6	M5	M4	М3	M2	M1	MO
250	125	0	0	1	1	1	1	1	0	1
252	126	0	0	1	1	1	1	1	1	0
254	127	0	0	1	1	1	1	1	0	1
256	128	0	1	0	0	0	0	0	1	0
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
718	359	1	0	1	1	0	0	1	1	1
720	360	1	0	1	1	0	1	0	0	0

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

**Table 3C. Programmable Output DividerFunction Table** 

Inp	outs		Output Frequ	uency (MHz)
N1	N0	N Divider Value	Minimum	Maximum
0	0	2	125	360
0	1	4	62.5	180
1	0	8	31.25	90
1	1	1	250	720



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ <sub>JA</sub> 28 Lead PLCC 32 Lead LQFP	37.8°C/W (0 lfpm) 47.9°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{CCA}$	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>CC</sub>	Power Supply Current				160	mA
I <sub>CCA</sub>	Analog Supply Current				17	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Volta	ige		2		V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input Low Volta	ge		-0.3		0.8	V
1	Input	M0-M8, N0, N1, OE, nP_LOAD, XTAL_SEL	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
Iн	High Current	S_LOAD, S_CLOCK FREF_EXT, S_DATA	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
1	Input	M0-M8, N0, n1, OE, nP_LOAD, XTAL_SEL	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
IIL	Low Current	S_LOAD, S_CLOCK FREF_EXT, S_DATA	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> - 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  -2V.



#### **Table 5. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	I	
Frequency		10		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

## Table 6. Input Frequency Characteristics, $V_{CC} = 3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		XTAL; NOTE 1		10		25	MHz
$f_{IN}$	Input Frequency	S_CLOCK				50	MHz
		FREF_EXT; NOTE 2		10			MHz

NOTE 1: For the crystal frequency range, the M value must be set to achieve the minimum or maximum VCO frequency range of 250MHz to 720MHz. Using the minimum input frequency of 10MHz, valid values of M are  $200 \le M \le 511$ . Using the maximum input frequency of 25MHz, valid values of M are  $80 \le M \le 230$ .

NOTE 2: Maximum frequency on FREF\_EXT is dependent on the internal M counter limitations. See Application Information Section for recommendations on optimizing the performance using the FREF\_EXT input.

### **AC Electrical Characteristics**

Table 7. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency					720	MHz
tjit(per)	Period Jitter,	RMS; NOTE 1. 2				6	ps
fit(00)	Cycle-to-Cycle Jitter; NOTE 1, 2		fOUT ≥ 43.75MHz			40	ps
tjit(cc)			fOUT < 43.75MHz			50	ps
t <sub>R</sub> / t <sub>F</sub>	t <sub>F</sub> Output Rise/Fall Time		20% to 80%	200		600	ps
	Setup Time	S_DATA to S_CLOCK		20			ns
t <sub>S</sub>		S_CLOCK to S_LOAD		20			ns
		M, N to nP_LOAD		20			ns
	Hold Time	S_DATA to S_CLOCK		20			ns
t <sub>H</sub>		M, N to nP_LOAD		20			ns
t <sub>L</sub>	PLL Lock Time					10	ms
odc	Output Duty Cycle			45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

See Parameter Measurement Information section.


NOTE: Characterized using 16MHz XTAL.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: See Applications section.




## **Parameter Measurement Information**




### 3.3/3.3V LVPECL Output Load AC Test Circuit




**Cycle-to-Cycle Jitter** 



**Output Rise/Fall Time** 



**Period Jitter** 



**Output Duty Cycle/Pulse Width/Period** 



## **Applications Information**

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 84330Cl provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{CC}$  and  $V_{CCA}$  should be individually connected to the power supply plane through vias, and 0.01 $\mu F$  bypass capacitors should be used for each pin. Figure 2 illustrates this for a generic  $V_{CC}$  pin and also shows that  $V_{CCA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{CCA}$  pin.




Figure 2. Power Supply Filtering

### **Recommendations for Unused Input and Output Pins**

### Inputs:

### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## **Outputs:**

### **TEST Output**

The unused TEST output can be left floating. There should be no trace attached.

### **LVPECL Outputs**

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.




Figure 3. Cycle-to-Cycle Jitter vs. fOUT (using a 16MHz crystal)



### **Overdriving the XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface



## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5B. 3.3V LVPECL Output Termination



## **Layout Guideline**

The schematic of the 84330Cl layout example used in this layout guideline is shown in *Figure 6A*. The 84330Cl recommended PCB board layout for this example is shown in *Figure 6B*. This layout example is used as a general guideline. The layout in the actual

system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




Figure 6A. 84330CI Schematic of Recommended Layout



The following component footprints are used in this layout example: All the resistors and capacitors are size 0603.

## **Power and Grounding**

Place the decoupling capacitors C3 and C4, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\text{CCA}}$  pin as possible.

#### **Clock Traces and Termination**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential  $50\Omega$  output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

### Crystal

The crystal X1 should be located as close as possible to the pins 4 (XTAL1) and 5 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




Figure 6B. 84330CI PCB Board Layout for 84330CI



### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 84330Cl. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 84330Cl is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 17mA = 58.9mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output Pair

Total Power\_MAX (3.465V, with all outputs switching) = 58.9mW + 30mW = 88.9mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 31.1°C/W per Table 8A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.89\text{W} * 31.1^{\circ}\text{C/W} = 112.7^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 8A. Thermal Resistance $\theta_{JA}$ for 28 Lead PLCC, Forced Convection

$\theta_{JA}$ by Velocity				
Linear Feet per Minute	0	200	500	
Multi-Layer PCB, JEDEC Standard Test Boards	37.8°C/W	31.1°C/W	28.3°C/W	

#### Table 8B. Thermal Resistance $\theta_{JA}$ for 32 Lead LQFP, Forced Convection

$\theta_{JA}$ by Velocity						
Linear Feet per Minute	0	200	500			
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W			
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W			
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.						



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  - 2V.

- For logic high, V<sub>OUT</sub> = V<sub>OH\_MAX</sub> = V<sub>CC\_MAX</sub> 0.9V
   (V<sub>CC\_MAX</sub> V<sub>OH\_MAX</sub>) = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$  $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **Reliability Information**

## Table 9A. $\theta_{\text{JA}}$ vs. Air Flow Table for a 28 Lead PLCC

$ heta_{\sf JA}$ vs. Air Flow				
Linear Feet per Minute	0	200	500	
Multi-Layer PCB, JEDEC Standard Test Boards	37.8°C/W	31.1°C/W	28.3°C/W	

## Table 9B. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead LQFP

$\theta_{JA}$ vs. Air Flow						
Linear Feet per Minute 0 200 500						
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W			
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W			
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.						

## **Transistor Count**

The transistor count for 84330Cl is: 4498



# **Package Outline and Package Dimensions**

## Package Outline - V Suffix for 28 Lead PLCC




Table 10A. Package Dimensions for 28 Lead PLCC

JEDEC Variation All Dimensions in Millimeters					
Symbol	Minimum	Maximum			
N	2	28			
Α	4.19	4.57			
A1	2.29	3.05			
A2	1.57	2.11			
b	0.33	0.53			
С	0.19	0.32			
D/E	12.32	12.57			
D1/E1	11.43	11.58			
D2/E2	5.21	5.46			

Reference Document: JEDEC Publication 95, MS-018



## Package Outline - Y Suffix for 32 Lead LQFP




Table 10B. Package Dimensions for 32 Lead LQFP

JEDEC Variation: BBA All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
N		32				
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D&E	9.00 Basic					
D1 & E1	7.00 Basic					
D2 & E2		5.60 Ref.				
е	0.80 Basic					
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026



# **Ordering Information**

## **Table 11. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
84330CVILF	ICS84330CVILF	Lead-Free, 28 Lead PLCC	Tube	-40°C to 85°C
84330CVILFT	ICS84330CVILF	Lead-Free, 28 Lead PLCC	Tape & Reel	-40°C to 85°C
84330CYILF	ICS84330CYIL	Lead-Free, 32 Lead LQFP	Tube	-40°C to 85°C
84330CYILFT	ICS84330CYIL	Lead-Free, 32 Lead LQFP	Tape & Reel	-40°C to 85°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
Α		1	Features Section - corrected Output Frequency Range from 25MHz to 31.25MHz.	12/7/04
		8	Added Recommendations for Unused Input and Output Pins.	
Α	T10A	17	Package Dimension Table - D2/E2 changed the min. from 4.85 to 5.21 and the max. from 5.56 to 5.46.	2/2/09
			Converted datasheet format.	
Α	T11	18	Ordering Information - Added "Lead-Free" marking for the PLCC and LQFP packages.	2/19/09
	T7	6	AC Characteristics Table - due to datasheet format conversion, corrected cycle-to-cycle	
Α		9	test conditions back to original conditions.	1/7/11
		9	Updated Overdriving the XTAL Interface.  Updated new Header/Footer format.	
Α	T11	18	Removed leaded orderables from Ordering Information table	11/29/12
		1	Features section - removed leaded part reference.	
Α	T11	18	Ordering Information - Removed quantities in Tape and Reel and removed the Lead Free note below the table.	1/13/16
			Removed ICS from part numbers.	
			Updated data sheet header and footer.	



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.