844003BI-01

RENESAS FEMTOCLOCKS™ Crystal-to-LVDS Frequency Synthesizer

DATASHEET

General Description

The 844003BI-01 is a 3 differential output LVDS Synthesizer designed to generate Ethernet reference clock frequencies. Using a 19.53125MHz or 25MHz, 18pF parallel resonant crystal, the following frequencies can be generated based on the settings of 4 frequency select pins (DIV_SELA[1:0], DIV_SELB[1:0]): 625MHz, 312.5MHz, 156.25MHz, and 125MHz. The 844003BI-01 has 2 output banks, Bank A with 1 differential LVDS output pair and Bank B with 2 differential LVDS output pairs.

The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The 844003BI-01 uses IDT's 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The 844003BI-01 is packaged in a small 24-pin TSSOP package.

Features

- **•** Three differential LVDS output pairs on two banks, Bank A with one LVDS pair and Bank B with two LVDS output pairs
- **•** Using a 19.53125MHz or 25MHz crystal, the two output banks can be independently set for 625MHz, 312.5MHz, 156.25MHz or 125MHz
- **•** Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- **•** VCO range: 490MHz 680MHz
- **•** RMS phase jitter @ 156.25MHz (1.875MHz 20MHz): 0.56ps (typical)
- **•** Full 3.3V supply mode
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package

Pin Assignment

Table 1. Pin Descriptions

NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

Table 2. Pin Characteristics

Function Tables

Table 3A. Output Bank A Configuration Select Function Table

Table 3D. OEA Select Function Table

Table 3C. Feedback Divider Configuration Select Function Table

Table 3E. OEB Select Function Table

Table 3B. Output Bank B Configuration Select Function Table

RENESAS

Table 3F. Bank A Frequency Table

Table 3G. Bank B Frequency Table

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to 85°C

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to 85°C

RENESAS

Table 4C. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to 85°C

Table 5. Crystal Characteristics

AC Electrical Characteristics

Table 6. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO-A} = V_{DDO-B} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

NOTE 1: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Characterized using output dividers 1, 2, 4, 8.

NOTE 5: Refer to the Phase Noise Plots.

Typical Phase Noise at 156.25MHz

Parameter Measurement Information

3.3V LVDS Output Load AC Test Circuit

Output Skew

Output Duty Cycle/Pulse Width/Period

RMS Phase Jitter

Bank Skew

Output Rise/Fall Time

RENESAS

Parameter Measurement Information, continued

Offset Voltage Setup Community Community Community Community Community Differential Output Voltage Setup

Application Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perform- ance, power supply isolation is required. The 844003BI-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD,} V_{DDA,} V_{DDO_A} and V_{DDO_B} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10 Ω resistor along with a 10 μ F bypass capacitor be connected to the V_{DDA} pin.

Figure 1. Power Supply Filtering

Crystal Input Interface

The 844003BI-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

Figure 2. Crystal Input Interface

were determined using a 19.53125MHz or 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.

RENESAS

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *[Figure 3A](#page-12-0)* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and changing R2 to 50 Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *[Figure 3A](#page-12-1)* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.

Figure 3A. General Diagram for LVPECL Driver to XTAL Input Interface

Recommendations for Unused Input and Output Pins

Inputs:

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from the REF_CLK to ground.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$ resistor can be used.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, we recommend that there is no trace attached.

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in *[Figure 4A](#page-14-0)* can be used with either type of output structure. *[Figure 4B](#page-14-1)*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

Figure 4BOptional LVDS Termination

EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the *Surface Mount Assembly* of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.

Figure 5. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP, E-Pad Table 9. Package Dimensions

 P_1 Δ

U U U U U!U U U

ШU

EXPOSED PAD VIEW

 (14°)

END VIEW

Power Considerations

This section provides information on power dissipation and junction temperature for the 844003BI-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 844003BI-01 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.465V * (135mA + 12mA) = **509.36mW**
- Power (outputs)_{MAX} = V_{DDO_MAX} ^{*} I_{DDO_MAX} = 3.465V * 80mA = 277.20mW

Total Power $_{MAX}$ = 509.36mW + 277.20mW = **786.56mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

 Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 31°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 85° C + 0.787W $*$ 31 $^{\circ}$ C/W = 109.4 $^{\circ}$ C. This is below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7. Thermal Resistance θ_{JA} **for 24 Lead TSSOP, E-Pad, Forced Convection**

Reliability Information

Table 8. JA vs. Air Flow Table for a 24 Lead TSSOP, E-Pad

Transistor Count

The transistor count for 844003BI-01 is: 3537

Ordering Information

Table 10. Ordering Information

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History Sheet

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.