RENESAS 700MHz, Crystal-to-LVDS Frequency Synthesizer

ICS8442I-90

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JANUARY 27, 2015

DATA SHEET


General Description

The ICS8442I-90 is a general purpose, dual output Crystal-to-Differential LVDS High Frequency Synthesizer. The ICS8442I-90 has a selectable REF CLK or crystal input. The REF_CLK input accepts LVCMOS or LVTTL input levels and translates them to LVDS levels. The VCO operates at a frequency range of 250MHz to 700MHz. The VCO frequency is programmed in steps equal to the value of the input reference or crystal frequency. The VCO and output frequency can be programmed using the serial or parallel interface to the configuration logic.

Features

- Dual differential LVDS outputs FOUT1/nFOUT1 lags FOUT0/nFOUT0 by 90°
- Selectable crystal oscillator interface or LVCMOS/LVTTL REF_CLK
- Output frequency range: 31.25MHz 700MHz
- Crystal input frequency range: 10MHz to 25MHz
- VCO range: 250MHz 700MHz
- Parallel or serial interface for programming counter and output dividers
- RMS period jitter: 7ps (maximum), $(N = \div 1, \div 2, \div 4)$ ٠
- Cycle-to-cycle jitter: 34ps (maximum), (N= ÷1, ÷2)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- For Replacement device use: 8442BYILF or 8T49N222

Block Diagram



] MR

Pin Assignment

Functional Description

NOTE: The functional description that follows describes operation using a 25MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE 1.

The ICS8442I-90 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is fed into the phase detector. A 25MHz crystal provides a 25MHz phase detector reference frequency. The VCO of the PLL operates over a range of 250MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVDS output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS8442I-90 support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode, the nP_LOAD input is initially LOW. The data on inputs M0 through M8 and N0 and N1 is passed directly to the M divider and N output divider. On the

LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. As a result, the M and N bits can be hardwired to set the M divider and N output divider to a specific default state that will automatically occur during power-up. The TEST output is LOW when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows: fVCO = fXTAL x M

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 25MHz reference are defined as $10 \le M \le 28$. The frequency out is defined as follows: FOUT = $\frac{fVCO}{N} = \frac{fXTAL}{N} \times \frac{M}{N}$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider and N output divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:

T1	Т0	TEST Output
0	0	LOW
0	1	S_DATA, Shift Register Input
1	0	Output of M Divider
1	1	CMOS f _{OUT}

	Serial Loading	
S_CLOCK	$_\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	
S_DATA	¹ Τ1 X T0 NULL N1 N0 X M8 X M7 X M6 X M5 X M4 X M3 X M2 X M	
S_LOAD	 s H 	
nP_LOAD		t S
	PARALLEL LOADING	
M[0:8], N[0:1]	M, N	
nP_LOAD		
S_LOAD		
	Time	
NOTE: The NULL timing slot must be o	observed.	

Figure 1. Parallel & Serial Load Operations

Table 1. Pin Descriptions

Number	Name	Т	уре	Description
1 2, 3, 4, 28, 29, 30, 31, 32	M5 M6, M7, M8, M0, M1, M2, M3, M4	Input Input	Pullup Pulldown	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels.
5, 6	N0, N1	Input	Pulldown	Determines output divider value as defined in Table 3C Function Table. LVCMOS / LVTTL interface levels.
7	nc	Unused		No connect.
8, 16	GND	Power		Power supply ground.
9	TEST	Output		Test output which is ACTIVE in the serial mode of operation. Output driven LOW in parallel mode. LVCMOS / LVTTL interface levels.
10, 13	V _{DD}	Power		Core supply pins.
11, 12	FOUT1, nFOUT1	Output		Differential clock outputs for the synthesizer. Lags FOUT0, nFOUT0 by 90°. LVDS interface levels.
14, 15	FOUT0, nFOUT0	Output		Differential clock outputs for the synthesizer. LVDS interface levels.
17	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N, and T values. LVCMOS / LVTTL interface levels.
18	S_CLOCK	Input	Pulldown	Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
19	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
20	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the dividers. LVCMOS / LVTTL interface levels.
21	V _{DDA}	Power		Analog supply pin.
22	XTAL_SEL	Input	Pullup	Selects between crystal oscillator or test inputs as the PLL reference source. Selects XTAL inputs when HIGH. Selects REF_CLK when LOW. LVCMOS / LVTTL interface levels.
23	REF_CLK	Input	Pulldown	Single-ended reference clock input. LVCMOS / LVTTL interface levels.
24, 25	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
26	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS / LVTTL interface levels.
27	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. In bypass mode, VCO_SEL = 0, the differential outputs are phase aligned. NOTE 1. LVCMOS / LVTTL interface levels.

NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values. NOTE 1: In bypass mode, VCO_SEL = 0, the differential outputs are phase aligned.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R_{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Function Tables

Table 3A. Parallel and Serial Mode Function Table

			In	puts				
MR	nP_LOAD	М	Ν	S_LOAD	S_CLOCK	S_DATA	Conditions	
н	х	х	х	х	х	х	Reset. When HIGH, forces the outputs to a differential LOW state (FOUTx = LOW and nFOUTx = HIGH), but does not effect loaded M, N, and T values.	
L	L	Data	Data	Х	Х	X Data on M and N inputs passed directly to the M divi and N output divider. TEST output forced LOW.		
L	↑	Data	Data	L	Х	Х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.	
L	н	Х	Х	L	↑	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.	
L	Н	Х	Х	¢	L	Data	Contents of the shift register are passed to the M divider and N output divider.	
L	Н	Х	Х	\downarrow	L	Data	M divider and N output divider values are latched.	
L	Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.	
L	Н	Х	Х	Н	1	Data	S_DATA passed directly to M divider as it is clocked.	

NOTE: L = LOW

H = HIGH

X = Don't care

 \uparrow = Rising edge transition

 \downarrow = Falling edge transition

Table 3B. Programmable VCO Frequency Function Table (NOTE 1)

VCO Frequency		256	128	64	32	16	8	4	2	1
(MHz)	M Divide	M8	M7	M6	M5	M4	M3	M2	M1	MO
250	10	0	0	0	0	0	1	0	1	0
275	11	0	0	0	0	0	1	0	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
650	26	0	0	0	0	1	1	0	1	0
675	27	0	0	0	0	1	1	0	1	1
700	28	0	0	0	0	1	1	1	0	0

NOTE 1: These M divide values and the resulting frequencies correspond to crystal or REF_CLK input frequency of 25MHz.

Table 3C. Programmable Output Divider Function Table

In	puts		Output Frequency (MHz)		
N1	NO	N Divider Value	Minimum	Maximum	
0	0	1 (default)	250	700	
0	1	2	125	350	
1	0	4	62.5	175	
1	1	8	31.25	87.5	

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	4.6V
Inputs, V _I XTAL_IN Other Inputs	0V to V _{DD} -0.5V to V _{DD} + 0.5V
Outputs, V _O	-0.5V to V _{DD} + 0.5V
Package Thermal Impedance, θ_{JA}	37°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		V _{DD} – 0.16	3.3	V _{DD}	V
I _{DD}	Power Supply Current				210	mA
I _{DDA}	Analog Supply Current				16	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Vol	tage		2		V _{DD} + 0.3	V
V _{IL}	Input Low Volt	age		-0.3		0.8	V
I _{IH}	Input High Current	S_LOAD, REF_CLK, M[0:4], M[6:8], N0, N1, MR, S_CLOCK, S_DATA, nP_LOAD	V _{DD} = V _{IN} = 3.465V			150	μA
	-	M5, XTAL_SEL, VCO_SEL	V _{DD} = V _{IN} = 3.465V			5	μA
IIL	Input Low Current	S_LOAD, REF_CLK, M[0:4], M[6:8], N0, N1, MR, S_CLOCK, S_DATA, nP_LOAD	V _{DD} = 3.465V, V _{IN} = 0V	-5			μA
		M5, XTAL_SEL, VCO_SEL	V _{DD} = 3.465V, V _{IN} = 0V	-150			μA
V _{OH}	Output High Voltage	TEST; NOTE 1		2.6			V
V _{OL}	Output Low Voltage	TEST; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 Ω to V_{DD}/2. See Parameter Measurement Information section. Load Test Circuit diagrams.

RENESAS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		494	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.25		1.5	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 4C. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation					
Frequency		10		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 6. Input Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{IN}	Input Frequency	REF_CLK; NOTE 1		10		25	MHz
		XTAL_IN, XTAL_OUT; NOTE 1		10		25	MHz
		S_CLOCK				50	MHz
t _R / t _F	Input Rise/Fall Time	S_CLOCK, S_DATA, S_LOAD			6		ns
		nP_LOAD				50	ns

NOTE 1: For the input crystal and REF_CLK frequency range, the M value must be set for the VCO to operate within the 250MHz to 700MHz range. Using the minimum input frequency of 10MHz, valid values of M are $25 \le M \le 70$. Using the maximum frequency of 25MHz, valid values of M are $10 \le M \le 28$.

AC Electrical Characteristics

Table 7. AC Characteristics,	$V_{DD} =$	V _{DDA} =	: 3.3V±5%,	, T _A	= -40°C to	85°C
------------------------------	------------	--------------------	------------	------------------	------------	------

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
fout	Output Frequ	ency		31.25		700	MHz
fit/nor)	Period Jitter, RMS; NOTE 1, 2		N = ÷1, ÷2, ÷4		4	7	ps
<i>t</i> jit(per)			N = ÷8		7	26	ps
fit(aa)	Cycle-to-Cycle Jitter; NOTE 1, 2		N = ÷1, ÷2		12	34	ps
<i>t</i> jit(cc)			N = ÷4		18	56	ps
tphase(Ø)	Output Phase Relationship; NOTE 3				90		o
t _R / t _F	Output Rise/Fall Time		20% to 80%	85		615	ps
	Setup Time	M, N to nP_LOAD		5			ns
t _S		S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
		M, N to nP_LOAD		5			ns
t _H	Hold Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
odc	Output Duty (Cycle		45		55	%
t _{LOCK}	PLL Lock Time					1	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE: See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Not valid when VCO_SEL = 0.

Parameter Measurement Information




Output Load AC Test Circuit






Period Jitter




Output Duty Cycle/Pulse Width/Period



Setup and Hold Time


Cycle-to-Cycle Jitter




ICS8442AKI-90 REVISION B JANUARY 31, 2014

RENESAS


Parameter Measurement Information, continued







Output Phase Relationship



Offset Voltage Setup

RENESAS

Application Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8422I-90 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 2* illustrates how a 10 Ω resistor along with a 10µF and a 0.01µF bypass capacitor should be connected to each V_{DDA} pin. The 10 Ω resistor can also be replaced by a ferrite bead.




Figure 2. Power Supply Filtering

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the REF_CLK to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.

Crystal Input Interface

A crystal can be characterized for either series or parallel mode operation. The ICS8442I-90 has a built-in crystal oscillator circuit. This interface can accept either a series or parallel crystal without additional components and generate frequencies with accuracy suitable for most applications. Additional accuracy can be achieved by adding two small capacitors C1 and C2 as shown in *Figure 3*. Typical results using parallel 18pF crystals are shown in Table 10.




Figure 3. Crystal Input Interface

Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4A*. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface

LVDS Driver Termination

A general LVDS interface is shown in *Figure 5*. Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100Ω resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 5 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the input receivers amplitude and common mode input range should be verified for compatibility with the output.




Figure 5. Typical LVDS Driver Termination

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Layout Guideline

Figure 7 shows an example of ICS8442I-90 application schematic. In this example, the device is operated at V_{DD} = 3.3V. The 18pF parallel resonant 16MHz crystal is used. The C1 and C2 = 27pF are recommended for frequency accuracy. For different board layouts,

the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVDS termination are shown in this schematic.




Figure 7. ICS8422I-90 Schematic of Recommended Layout

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8442I-90. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8442I-90 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power (core)_{MAX} = V_{DD MAX} * (I_{DD MAX} + I_{DDA MAX}) = 3.465V * (210mA + 16mA) = 783.09mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.783W * 37^{\circ}C/W = 114^{\circ}C$. This is well below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 32 Lead VFQFN, Forced Convection

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29.0°C/W		

Reliability Information

Table 9. θ_{JA} vs. Air Flow Table for a 32 Lead VFQFN


θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29°C/W		

Transistor Count

The transistor count for ICS8422I-90 is: 4358

Package Outline and Package Dimensions

Package Outline - K Suffix for 32 Lead VFQFN



′4` 4 There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

RADIUS

1. Type A: Chamfer on the paddle (near pin 1)

N

2. Type C: Mouse bite on the paddle (near pin 1)

Table 10. Package Dimensions

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
Ν		32				
Α	0.80		1.00			
A1	0		0.05			
A3	0.25 Ref.					
b	0.18	0.25	0.30			
N _D & N _E			8			
D & E		5.00 Basic				
D2 & E2	3.0		3.3			
е	0.50 Basic					
L	0.30	0.40	0.50			

CHAMFER

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 10.

Revision History Sheet

Rev	Table	Page	Description of Change	Date
В			Product Discontinuation Notice - Last Time Buy Expires January 27, 2015, PDN# CQ-14-02	1/31/14



Ordering Information

Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8442AKI-90LF	ICS442AI90L	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to 85°C
8442AKI-90LFT	ICS442AI90L	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.