RENESAS Dual LVCMOS / LVTTL-to-Differential HSTL Translator

DATASHEET


GENERAL DESCRIPTION

The 85222-01 is a Dual LVCMOS / LVTTL-to-Differential HSTL translator. The 85222-01 has two single ended clock inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translates them to HSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.

FEATURES

- Two differential HSTL outputs
- CLK0, CLK1 LVCMOS/LVTTL clock inputs
- CLK0 and CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 350MHz
- Part-to-part skew: 375ps (maximum)
- Propagation delay: 1075ps (maximum)
- V_{OH}: 1.4V (maximum)
- Full 3.3V and 2.5V operating supply voltage
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Available in lead-free RoHS-compliant package

BLOCK DIAGRAM



PIN ASSIGNMENT

Q0 🗆	1	8	
nQ0 🗌	2	7	CLK0
Q1 🗌	3	6	
nQ1 🗌	4	5	GND
			I

85222-01

8-Lead SOIC 3.90mm x 4.92mm x 1.37mm body package M Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	Q0, nQ0	Output		Differential output pair. HSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. HSTL interface levels.
5	GND	Power		Power supply ground.
6	CLK1	Input	Pullup	LVCMOS / LVTTL clock input.
7	CLK0	Input	Pullup	LVCMOS / LVTTL clock input.
8	V _{DD}	Power		Positive supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values. NOTE: Unused output pairs must be terminated.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V_{DD} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				35	mA

TABLE 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C t

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK0, CLK1		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	CLK0, CLK1		-0.3		1.3	V
I	Input High Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$ $V_{DD} = V_{IN} = 2.625V$			5	μA
I	Input Low Current	CLK0, CLK1	$V_{DD} = 3.465, V_{IN} = 0V$ $V_{DD} = 2.625, V_{IN} = 0V$	-150			μA

Table 3C. HSTL DC Characteristics, $V_{_{DD}}$ = $3.3V\pm5\%$ or $V_{_{DD}}$ = $2.5V\pm5\%,$ Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		1		1.4	V
V	Output Low Voltage; NOTE 1	$V_{DD} = 3.3V \pm 5\%$	0		0.4	V
V _{OL}		$V_{DD} = 2.5V \pm 5\%$	0		0.55	V
V		$V_{DD} = 3.3V \pm 5\%$	0.6		1.4	V
V _{SWING} F	Peak-to-Peak Output Voltage Swing	V _{DD} = 2.5V±5%	0.45		1.4	V

NOTE 1: Outputs terminated with 50Ω to GND.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				350	MHz
t _{PD}	Propagation Delay; NOTE 1		700		1075	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				375	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		800	ps
		$f \le 150 \text{MHz}$	48		52	%
odc	Output Duty Cycle	150 < <i>f</i> ≤ 250MHz	46		54	%
		250 < <i>f</i> ≤ 350MHz	45		55	%

TABLE 4A. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, TA = 0°C to 70°C

NOTE 1: Measured from $V_{DD}/2$ of the input to the differential output crossing point.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				350	MHz
t _{PD}	Propagation Delay; NOTE 1		700		1200	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				475	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		800	ps
odc	Output Duty Cyclo	$f \leq 150 \text{MHz}$	48		52	%
ouc	Output Duty Cycle	$150 < f \le 350 MHz$	46		54	%

NOTE 1: Measured from $V_{\mbox{\tiny DD}}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

OUTPUTS:

HSTL OUTPUT

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



SCHEMATIC EXAMPLE

Figure 2 shows a schematic example of 85222-01. In this example, the inputs are driven by 7Ω output LVCMOS drivers with series terminations. The decoupling capacitors should be

physically located near the power pin. For 85222-01, the unused output need to be terminated.




FIGURE 2. 85222-01 HSTL BUFFER SCHEMATIC EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 85222-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 85222-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 35mA = **121.3mW**
- Power (outputs)_{MAX} = 82.34mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 82.34mW = 164.68mW

Total Power MAX (3.465V, with all outputs switching) = 121.3mW + 164.68mW = 285.98mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = $\theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total device power dissipation (example calculation is in Section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.286W * 103.3°C/W = 99.5°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 5. THERMAL RESISTANCE θ_{JA} FOR 8-PIN SOIC, FORCED CONVECTION


θJA by Velocity (Linear Feet per Minute)				
	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W	



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in Figure 3.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

- Pd_H is power dissipation when the output drives high.
- Pd_L is the power dissipation when the output drives low.

$$\begin{split} \mathsf{Pd}_{-}\mathsf{H} &= (\mathsf{V}_{\mathsf{OH}_{-}\mathsf{MAX}}/\mathsf{R}_{\mathsf{L}}) * (\mathsf{V}_{\mathsf{DD}_{-}\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_{-}\mathsf{MAX}}) \\ \mathsf{Pd}_{-}\mathsf{L} &= (\mathsf{V}_{\mathsf{OL}_{-}\mathsf{MAX}}/\mathsf{R}_{\mathsf{L}}) * (\mathsf{V}_{\mathsf{DD}_{-}\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_{-}\mathsf{MAX}}) \end{split}$$

 $Pd_H = (1.4V/50\Omega) * (3.465V - 1.4V) = 57.82mW$ $Pd_L = (0.4V/50\Omega) * (3.465V - 0.4V) = 24.52mW$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 82.34mW$

RELIABILITY INFORMATION

TABLE 6. $\boldsymbol{\theta}_{\text{JA}} \text{vs.}$ Air Flow Table 8 Lead SOIC

θJA by Velocity (Linear Feet per Minute)					
Single-Layer PCB, JEDEC Standard Test Boards	0 153.3°C/W	200 128.5°C/W	500 115.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		

TRANSISTOR COUNT

The transistor count for 85222-01 is: 443

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

MINIMUM	MAXIMUM	
8		
1.35	1.75	
0.10	0.25	
0.33	0.51	
0.19	0.25	
4.80	5.00	
3.80	4.00	
1.27	BASIC	
5.80	6.20	
0.25	0.50	
0.40	1.27	
0°	8°	
	1.35 0.10 0.33 0.19 4.80 3.80 1.27 F 5.80 0.25 0.40	

Reference Document: JEDEC Publication 95, MS-012

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85222AM-01LF	5222A01L	8 Lead "Lead-Free" SOIC	tube	0°C to 70°C
85222AM-01LFT	5222A01L	8 Lead "Lead-Free" SOIC	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
A	Т8	6 11	Added Application Note, "Wiring the Differential Input to Accept Single Ended Levels". Ordering Information Table - added Lead-Free part number.	1/11/05	
А	Т8	1 6 8-9 12	Added lead-free bullet. Added Recommendations for Unused Input and Output Pins. Corrected Power Considerations, Power Dissipation calculation. Ordering Information Table - added tape & reel quantity and lead-free note.	11/15/05	
A	Т8	12 14	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/4/10	
А	Т8	12	Product Discontinuation Notice - PDN CQ-15-03. Ordering Information - removed leaded devices.	5/7/15	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.