RENESAS Dual LVCMOS / LVTTL-TO-Differential LVHSTL Translator


GENERAL DESCRIPTION

The 85222 is a Dual LVCMOS / LVTTL-to-Differential LVHSTL Translator. The 85222 has two single ended clock inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translates them to LVHSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important. For optimum performance, both output pairs need to be terminated, even if one output pair is unused.

FEATURES

- 2 differential LVHSTL outputs
- Selectable CLK0, CLK1 LVCMOS clock inputs
- CLK0 and CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 350MHz
- Part-to-part skew: 350ps (maximum)
- Propagation delay: 1.3ns (maximum)
- V_{OH}: 1.2V (maximum)
- 3.3V and 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Lead-Free package fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT

Q0 nQ0 Q1	1 2 3	8 7 6 5	
nQ1 🗌	4	5	GND

85222

8-Lead SOIC 3.90mm x 4.92mm x 1.37mm body package M Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVHSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVHSTL interface levels.
5	GND	Power		Power supply ground.
6	CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
7	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
8	V _{DD}	Power		Positive supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values. NOTE: Unused output pairs must be terminated. Refer to Application Information section for a schematic layout.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		рF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V_{DD} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				45	mA

TABLE 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C to

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK0, CLK1		2		V _{DD} + 0.3	V
V	Input Low Voltage	CLK0, CLK1		-0.3		1.3	V
I _{IH}	Input High Current	CLK0, CLK1	$V_{_{DD}} = V_{_{IN}} = 3.465V,$ $V_{_{DD}} = V_{_{IN}} = 2.625V$			150	μA
I _{IL}	Input Low Current	CLK0, CLK1	$V_{_{DD}} = V_{_{IN}} = 3.465V,$ $V_{_{DD}} = V_{_{IN}} = 2.625V$	-5			μA

TABLE 3C. LVHSTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{oh}	Output High Voltage; NOTE 1		1		1.2	V
V	V _{oL} Output Low Voltage; NOTE 1		0		0.4	V
V _{OL}			0		0.55	V
V	V _{SWING} Peak-to-Peak Output Voltage Swing		0.6		1.2	V
			0.45		1.2	V

NOTE 1: Outputs terminated with 50Ω to GND.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				350	MHz
t _{PD}	Propagation Delay; NOTE 1	$f \leq 350 \text{MHz}$	750	950	1150	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				350	ps
t _R	Output Rise Time	20% to 80%	150		800	ps
t _F	Output Fall Time	20% to 80%	150		800	ps
		$f \le 150 \text{MHz}$	48		52	%
odc	Output Duty Cycle	150 <i>< f</i> ≤ 250MHz	47		53	%
		250 < <i>f</i> ≤ 350MHz	45		55	%

TABLE 4A. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, TA = 0°C to 70°C

NOTE 1: Measured from $V_{\mbox{\tiny DD}}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


Table 4B. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				350	MHz
t _{PD}	Propagation Delay; NOTE 1	$f \leq 350 \text{MHz}$	850	1075	1300	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				450	ps
t _R	Output Rise Time	20% to 80%	150		800	ps
t _F	Output Fall Time	20% to 80%	150		800	ps
odc	Output Duty Cycle	$f \le 150 \text{MHz}$	45		55	%
Juc		150 <i>< f</i> ≤ 350MHz	40		60	%

NOTE 1: Measured from $V_{DD}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.



PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

SCHEMATIC EXAMPLE

Figure 1 shows a schematic example of 85222. In this example, the inputs are driven by 7Ω output LVCMOS drivers with series terminations. The decoupling capacitors should be physically

located near the power pin. For 85222, the unused output need to be terminated.




FIGURE 1. 85222 LVHSTL BUFFER SCHEMATIC EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 85222. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 85222 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 45mA = **155.9mW**
- Power (outputs)_{MAX} = 78.9mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 78.9mW = 157.8mW

Total Power MAX (3.465V, with all outputs switching) = 155.9mW + 157.8mW = 313.7mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = $\theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in Section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.314W * 103.3°C/W = 102.4°C. This is well below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 5. THERMAL RESISTANCE θ_{JA} FOR 8-PIN SOIC, FORCED CONVECTION


θJA by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 2.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

- Pd_H is power dissipation when the output drives high.
- Pd_L is the power dissipation when the output drives low.

$$\begin{split} \mathsf{Pd}_{-}\mathsf{H} &= (\mathsf{V}_{\mathsf{OH}_{-}\mathsf{MAX}}/\mathsf{R}_{\mathsf{L}}) * (\mathsf{V}_{\mathsf{DD}_{-}\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_{-}\mathsf{MAX}}) \\ \mathsf{Pd}_{-}\mathsf{L} &= (\mathsf{V}_{\mathsf{OL}_{-}\mathsf{MAX}}/\mathsf{R}_{\mathsf{L}}) * (\mathsf{V}_{\mathsf{DD}_{-}\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_{-}\mathsf{MAX}}) \end{split}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 78.9mW

RELIABILITY INFORMATION

Table 6. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 8 Lead SOIC

θ_{JA} by Velocity (Linear Feet per Minute)					
Single-Layer PCB, JEDEC Standard Test Boards	0 153.3°C/W	200 128.5°C/W	500 115.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		

TRANSISTOR COUNT

The transistor count for 85222 is: 443



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STMBOL	MINIMUM	MAXIMUM
N		8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85222AMLF	85222AML	8 Lead "Lead-Free" SOIC	tube	0°C to 70°C
85222AMLFT	85222AML	8 Lead "Lead-Free" SOIC	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date	
в	T2 T8	1 2 12	Features section - add Lead-Free bullet. Pin Characteristics table - changed C _{IN} 4pF max. to 4pF typical. Ordering Information Table - added Lead-Free part number. Updated data sheet format.	3/31/05	
В	Т8	11 13	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/5/10	
С	Т8	11	Ordering Information - removed leaded devices. Updated datasheet format	12/19/14	
С		1	Product Discontinuation Notice - PDN CQ-15-03	5/7/15	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.