# **RENESAS** 2:1, Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer

### DATA SHEET

## **General Description**

The 85356 is a dual 2:1 Differential-to-LVPECL Multiplexer. The device has both common select and individual select inputs. When COM\_SEL is logic High, the CLKxx input pairs will be passed to the output. When COM\_SEL is logic Low, the output is determined by the setting of the SEL0 pin for channel 0 and the SEL1 pin for Channel 1.

The differential input has a common mode range that can accept most differential input types such as LVPECL, LVDS, LVHSTL, SSTL, and HCSL. The 85356 can therefore be used as a differential translator to translate almost any differential input type to LVPECL. It can also be used in ECL mode by setting  $V_{CC} = 0V$  and  $V_{EE}$  to -3.0V to - 3.8V.


The 85356 adds negligible jitter to the input clock and can operate at high frequencies in excess of 900MHz thus making

it ideal for use in demanding applications such as SONET, Fibre Channel, 1 Gigabit/10 Gigabit Ethernet.

### Features

- High speed differential muliplexer. The device can be configured as a 2:1 multiplexer
- Dual 3.3V LVPECL outputs
- Selectable differential CLKx/nCLKx input pairs
- Differential CLKx/nCLKx pairs can accept the following interface levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Output frequency: 900MHz (typical)
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLKx input
- Output skew: 75ps (typical)
- Propagation delay: 1.15ns (typical)
- LVPECL mode operating voltage supply range:  $V_{CC} = 3V$  to 3.8V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -3V$  to -3.8V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **Block Diagram**



### **Pin Assignment**

CLK0A	1	20	□Vcc
nCLK0A	2	19	🗆 Q0
nc	3	18	□nQ0
CLK0B	4	17	SEL0
nCLK0B	5	16	COM_SEL
CLK1A	6	15	SEL1
nCLK1A	7	14	□Vcc
nc	8	13	□Q1
CLK1B	9	12	□nQ1
nCLK1B	10	11	U VEE

### 85356

20-Lead SOIC 7.5mm x 12.8mm x 2.3mm package body M Package Top View

#### 85356

20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm package body G Package Top View

Number	Name	L L	ӯре	Description
14, 20	V <sub>CC</sub>	Power		Positive supply pins.
1	CLK0A	Input	Pulldown	Non-inverting differential clock input.
2	nCLK0A	Input	Pullup	Inverting differential clock input.
3, 8	nc	Unused		No connect.
4	CLK0B	Input	Pulldown	Non-inverting differential clock input.
5	nCLK0B	Input	Pullup	Inverting differential clock input.
6	CLK1A	Input	Pulldown	Non-inverting differential clock input.
7	nCLK1A	Input	Pullup	Inverting differential clock input.
9	CLK1B	Input	Pulldown	Non-inverting differential clock input.
10	nCLK1B	Input	Pullup	Inverting differential clock input.
11	V <sub>EE</sub>	Power		Negative supply pin.
12, 13	nQ1,Q1	Output		Differential output pair. LVPECL interface levels.
15, 17	SEL1, SEL0	Input	Pullup	Clock select inputs. LVCMOS/LVTTL interface levels.
16	COM_SEL	Input	Pulldown	Common select input. LVCMOS/LVTTL interface levels.
18, 19	nQ0,Q0	Output		Differential output pair. LVPECL interface levels.

### **Table 1. Pin Descriptions**

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

## **Function Tables**

### Table 3. Control Input Function Table

	Inp	outs	Outputs			
COM_SEL	SEL1	SEL0	Q0	nQ0	Q1	nQ1
0	0	0	CLK0A	nCLK0A	CLK1A	nCLK1A
0	0	1	CLK0B	nCLK0B	CLK1A	nCLK1A
0	1	0	CLK0A	nCLK0A	CLK1B	nCLK1B
0	1	1	CLK0B	nCLK0B	CLK1B	nCLK1B
1	x	x	CLK0B	nCLK0B	CLK1B	nCLK1B

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ <sub>JA</sub> 20 Lead SOIC 20 Lead TSSOP	46.2°C/W (0 lfpm) 73.2°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics, V\_{CC} = 3.3V \pm 0.3V; V\_{EE} = 0V, T\_A = -40^{\circ}C to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		3.0	3.3	3.6	V
I <sub>EE</sub>	Power Supply Current				40	mA

### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 0.3V$ ; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Volta	ige		2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volta	ge		-0.3		0.8	V
, Input	Input	SEL0, SEL1	$V_{CC} = V_{IN} = 3.6V$			5	μA
ΙΗ	High Current	COM_SEL	$V_{CC} = V_{IN} = 3.6V$			150	μ
Input	SEL0, SEL1	$V_{CC} = 3.6V, V_{IN} = 0V$	-150			μA	
ΊL	Low Current	COM_SEL	$V_{CC} = 3.6V, V_{IN} = 0V$	-5			μ

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	CLK0A, CLK0B, CLK1A, CLK1B	$V_{CC} = V_{IN} = 3.6V$			150	μA
ΙН	High Current	nCLK0A, nCLK0B, nCLK1A, nCLK1B	$V_{CC} = V_{IN} = 3.6V$			5	μA
Input I <sub>IL</sub> Low Current	CLK0A, CLK0B, CLK1A, CLK1B	$V_{CC} = 3.6V, V_{IN} = 0V$	-5			μA	
	Low Current	nCLK0A, nCLK0B, nCLK1A, nCLK1B	$V_{CC} = 3.6V, V_{IN} = 0V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak	Voltage; NOTE 1		0.15		1.0	V
V <sub>CMR</sub>	Common Mode	e Range; NOTE 1, 2		V <sub>EE</sub> + 0.5		V <sub>CC</sub> – 0.85	V

#### Table 4C. Differential DC Characteristics, $V_{CC} = 3.3V \pm 0.3V$ ; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: VIL should not be less than -0.3V

NOTE 2: Common mode voltage is defined as VIH.

#### Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 0.3V$ ; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with  $50\Omega$  to V<sub>CC</sub> – 2V.

## **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 0.3V$ ;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency			900		MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	$f \leq 900 MHz$	0.85	1.15	1.45	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			75	150	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		580	ps
t <sub>ODC</sub>	Output Duty Cycle Skew				100	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions

NOTE: All parameters measured at  $f \leq 622$ MHz, unless otherwise noted.

NOTE: This part does not add measurable jitter.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: This parameter is defined according with JEDEC Standard 65.


## **Parameter Measurement Information**




LVPECL Output Load AC Test Circuit




**Output Skew** 




**Propagation Delay** 



**Differential Input Level** 



**Output Rise/Fall Time** 



**Output Duty Cycle Skew** 

## **Application Information**

### Wiring the Differential Input to Accept Single-Ended Levels

*Figure 1* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V<sub>IL</sub> cannot be less than -0.3V and V<sub>IH</sub> cannot be more than V<sub>CC</sub> + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### **Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### Inputs:

#### LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 2A to 2F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples




Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver





Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver





only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 2F. CLK/nCLK Input Driven by a 2.5V SSTL Driver

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 3A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3B. 3.3V LVPECL Output Termination

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 85356. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85356 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 0.3V = 3.6V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.6V \* 40mA = 144mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair If all outputs are loaded, the total power is 2 \* 30mW = 60mW

Total Power\_MAX (3.6V, with all outputs switching) = 144mW + 60mW = 204mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 83.2°C/W per Table 6B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.204W * 73.2^{\circ}C/W = 99.9^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

#### Table 6A. Thermal Resistance $\theta_{\text{JA}}$ for 20 Lead SOIC, Forced Convection

$ heta_{JA}$ by Velocity					
Linear Feet per Minute	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W		

NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

#### Table 6B. Thermal Resistance $\theta_{\text{JA}}$ for 20 Lead TSSOP, Forced Convection

$\theta_{JA}$ by Velocity					
Linear Feet per Minute	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W		

NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 4.




Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CC\_MAX</sub> 1.7V (V<sub>CC\_MAX</sub> - V<sub>OL\_MAX</sub>) = 1.7V

Pd\_H is power dissipation when the output drives high.

 $Pd_L$  is the power dissipation when the output drives low.

 $\mathsf{Pd}_{-}\mathsf{H} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$ 

 $\begin{array}{l} \mathsf{Pd}_{L} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = \textbf{10.2mW} \end{array}$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 30mW$ 

## **Reliability Information**

### Table 7A. $\theta_{\text{JA}}$ vs. Air Flow Table for a 20 Lead SOIC, Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Linear Feet per Minute	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W

NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

#### Table 7B. $\theta_{\text{JA}}$ vs. Air Flow Table for a 20 Lead TSSOP, Forced Convection

$\theta_{JA}$ by Velocity			
Linear Feet per Minute	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W


NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

### **Transistor Count**


The transistor count for 85356 is: 446

## Package Outlines and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP



### Package Outline - M Suffix for 20 Lead SOIC






Table 7A. Package Dimensions

All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
N	20			
Α		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	6.40	6.60		
E	6.40 Basic			
E1	4.30	4.50		
е	0.65 Basic			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

Table 7B. Package Dimensions for 20 Lead SOIC

	300 Millimete	re	
All Dimensions in Millimeters			
Symbol	Minimum Maximum		
N	20		
Α		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	12.60	13.00	
E	7.40	7.60	
е	1.27 Basic		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	<b>7</b> °	

Reference Document: JEDEC Publication 95, MS-013, MS-119

## **Ordering Information**

### Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85356AMILF	85356AMILF	"Lead-Free" 20 Lead SOIC	Tube	-40°C to 85°C
85356AMILFT	85356AMILF	"Lead-Free" 20 Lead SOIC	Tape & Reel	-40°C to 85°C
85356AGILF	ICS85356AGIL	"Lead-Free" 20 Lead TSSOP	Tube	-40°C to 85°C
85356AGILFT	ICS85356AGIL	"Lead-Free" 20 Lead TSSOP	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
A		7 13	Added Differential Clock Input Interface section. Ordering Information Table - added Lead Free part number. Updated data sheet format.	10/7/04
В	T2 T4D T9	2 4 8-9 13	Pin Characteristics Table - changed C <sub>IN</sub> 4pF max, to 4pF typical. LVPECL DC Characteristics Table - corrected V <sub>OH</sub> max. from V <sub>CC</sub> - 1.0V to V <sub>CC</sub> - 0.9V. Power Considerations - corrected power dissipation to reflect V <sub>OH</sub> max in Table 4D. Ordering Information Table - added ICS85356AMI lead-free part/order number and lead-free note.	4/11/07
В		3 5 6 7 9	Absolute Maximum Ratings - added TSSOP Package Thermal Impedance. Parameter Measurement Information - corrected <i>Output Duty Cycle Skew diagram.</i> Added <i>Recommendations for Unused Input/Output Pins</i> section. Updated <i>Differential Clock Input Interface</i> section. Power Considerations - updated Junction Temperature calculation to worst case ambient temperature. Updated datasheet format.	2/14/08
В	T1 T5 T8	2 4 6 8 13	Pin Description Table - corrected nCLKx and SELx pins from Pulldown to Pullup. Made error when converting the datasheet format. AC Characteristics Table - added thermal note. Updated <i>Wiring the Differential Input to Accept Single-ended Levels.</i> Updated Figures 3A and 3B. Ordering Information Table - deleted "ICS" prefix for Part/Order column. Added LF marking for SOIC, deleted "ICS" from marking for non-LF SOIC. Updated Header/Footer of datasheet.	5/10/10
С	Т8	1 13	Features section - removed reference to leaded devices Ordering Information - removed leaded devices. PDN CQ-13-02 last time buy expired.	1/5/15



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.