
**DATA SHEET** 

## **General Description**

The ICS853S031I is a low skew, high performance 1-to-9 Differential-to-2.5V/3.3V LVPECL/ECL Fanout Buffer. The ICS853S031I has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, LVDS, CML or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS853S031I ideal for high performance workstation and server applications.


## **Block Diagram**



### **Features**

- Nine differential 2.5V, 3.3V LVPECL/ECL outputs
- · Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- PCLK, nPCLK supports the following input types: LVPECL, LVDS, CML, SSTL
- Output frequency: 1.6GHz (maximum)
- Translates any single-ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK or nPCLK inputs
- Output skew: 20ps (typical)
- Part-to-part skew: 90ps (typical)
- Propagation delay: 885ps (typical), PCLK
- LVPECL mode operating voltage supply range:
  V<sub>CC</sub> = 2.375V to 3.465V, V<sub>EE</sub> = 0V
- ECL mode operating voltage supply range:
  V<sub>CC</sub> = 0V, V<sub>EE</sub> = -3.465V to -2.375V
- -40°C to 85°C ambient operating temperature
- Available lead-free (RoHS 6) package

## **Pin Assignment**



32-Lead LQFP 7mm x 7mm x 1.4mm package body Y Package Top View



**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1	V <sub>CC</sub>	Power		Positive supply pin.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
4	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK/nPCLK inputs. When LOW, selects CLK/nCLK inputs. LVTTL / LVCMOS interface levels.
5	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
6	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
7	V <sub>EE</sub>	Power		Negative supply pin.
8	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Qx outputs are forced low, nQx outputs are forced high. LVTTL/LVCMOS interface levels.
9, 16, 17, 24, 25, 32	V <sub>CCO</sub>	Power		Output supply pins.
10, 11	nQ8, Q8	Output		Differential output pair. LVPECL/ECL interface levels.
12, 13	nQ7, Q7	Output		Differential output pair. LVPECL/ECL interface levels.
14, 15	nQ6, Q6	Output		Differential output pair. LVPECL/ECL interface levels.
18, 19	nQ5, Q5	Output		Differential output pair. LVPECL/ECL interface levels.
20, 21	nQ4, Q4	Output		Differential output pair. LVPECL/ECL interface levels.
22, 23	nQ3, Q3	Output		Differential output pair. LVPECL/ECL interface levels.
26, 27	nQ2, Q2	Output		Differential output pair. LVPECL/ECL interface levels.
28, 29	nQ1, Q1	Output		Differential output pair. LVPECL/ECL interface levels.
30, 31	nQ0, Q0	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			50		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			50		kΩ



## **Function Tables**

**Table 3A. Control Input Function Table** 

	Inputs		Ou	tputs
CLK_EN	CLK_SEL	Selected Sources	Q0:Q8	nQ0:nQ8
0	0	CLK, nCLK	Disabled:LOW	Disabled: HIGH
0	1	PCLK, nPCLK	Disabled:LOW	Disabled: HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




Figure 1. CLK\_EN Timing Diagram

**Table 3B. Clock Input Function Table** 

li	nputs	Ou	tputs		
CLK or PCLK	nCLK or nPCLK	Q0:Q8	nQ0:nQ8	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non-Inverting
1	0	HIGH	LOW	Differential to Differential	Non-Inverting
0	Biased; NOTE 1	LOW	HIGH	Single-Ended to Differential	Non-Inverting
1	Biased; NOTE 1	HIGH	LOW	Single-Ended to Differential	Non-Inverting
Biased; NOTE 1	0	HIGH	LOW	Single-Ended to Differential	Inverting
Biased; NOTE 1	; NOTE 1 1 LO		HIGH	Single-Ended to Differential	Inverting

Note 1: Please refer to the Applications Information, "Wiring the Differential Input to Accept Single Ended Levels".



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V (LVPECL mode, V <sub>EE</sub> = 0V)
Negative Supply Voltage, V <sub>EE</sub>	-4.6V (ECL mode, V <sub>CC</sub> = 0V)
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V
Inputs, V <sub>I</sub> (ECL mode)	0.5V to V <sub>EE</sub> – 0.5V
Outputs, I <sub>O</sub>	
Continuous Current	50mA
Surge Current	100mA
Operating Temperature Range, T <sub>A</sub>	-40°C to +85°C
Package Thermal Impedance, $\theta_{JA}$	71.4°C/W (1 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO} = 2.375 \text{V}$  to 3.465V;  $V_{EE} = 0 \text{V}$ ,  $T_A = -40 ^{\circ}\text{C}$  to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	3.3	3.465	V
V <sub>CCO</sub>	Output Supply Voltage		2.375	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				70	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = V_{CCO} = 2.375V$  to 3.465V;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Volt	200	V <sub>CC</sub> = 3.3V	2.2		3.465	V
V <sub>IH</sub>	input riigir voit	aye	V <sub>CC</sub> = 2.5V	1.7		3.465	V
V	Input Low Voltage		V <sub>CC</sub> = 3.3V	-0.3		0.8	V
V <sub>IL</sub>	input Low voite	age	V <sub>CC</sub> = 2.5V	-0.3		0.7	V
1	Input	CLK_EN	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μA
l IH	High Current	CLK_SEL	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μΑ
1	Input CLK_EN \		V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
<sup>1</sup>  L	Low Current	CLK_SEL	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μA



Table 4C. Differential DC Characteristics,  $V_{CC} = V_{CCO} = 2.375 V$  to 3.465 V;  $V_{EE} = 0 V$ ,  $T_A = -40 ^{\circ} C$  to  $85 ^{\circ} C$ 

				-40°C	;		25°C			85°C		Units
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Input	CLK			150			150			150	μΑ
Iн	High Current	nCLK			10			10			10	μΑ
	Input	CLK	-10			-10			-10			μΑ
<sup>I</sup> IL	Low Current	nCLK	-150			-150			-150			μΑ
V <sub>PP</sub>	Peak-to-Peak V NOTE 1	oltage;	0.15		1.3	0.15		1.3	0.15		1.3	V
V <sub>CMR</sub>	Common Mode Voltage; NOTE	•	V <sub>EE</sub> + 0.7		V <sub>CC</sub> - 0.85	V <sub>EE</sub> + 0.7		V <sub>CC</sub> - 0.85	V <sub>EE</sub> + 0.7		V <sub>CC</sub> - 0.85	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as V<sub>IH</sub>.

Table 4D. LVPECL DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

				-40°C			25°C		85°C			
Symbol	Parameter	Parameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Vo	oltage; NOTE 1	2.14	2.38	2.56	2.14	2.38	2.57	2.14	2.36	2.59	٧
V <sub>OL</sub>	Output Low Voltage; NOTE 1		1.45	1.61	1.79	1.45	1.58	1.80	1.45	1.57	1.82	٧
V <sub>PP</sub>	Peak-to-Peak I	nput Voltage	0.15	0.8	1.3	0.15	0.8	1.3	0.15	0.8	1.3	٧
V <sub>CMR</sub>	Input High Voltage Common Mode Range; NOTE 2		1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	V
V <sub>SWING</sub>	Output Voltage	Swing	0.6		1.0	0.6		1.0	0.6		1.0	٧
	Input	PCLK			150			150			150	μΑ
lН	High Current	nPCLK			10			10			10	μA
	Input	PCLK	-10			-10			-10			μΑ
lin '		nPCLK	-150			-150			-150			μΑ

NOTE: Input and output parameters vary 1:1 with  $V_{CC}$ . This variation has been taken into account in the table above. NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO}$  – 2V. NOTE 2: Common mode voltage is defined as  $V_{IH}$ .



Table 4E. LVPECL DC Characteristics,  $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ ;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

				-40°C			25°C		85°C			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Vo	oltage; NOTE 1	1.34	1.58	1.76	1.34	1.58	1.77	1.34	1.56	1.79	V
$V_{OL}$	Output Low Voltage; NOTE 1		0.65	0.81	0.99	0.65	0.78	1.00	0.65	0.77	1.02	V
$V_{PP}$	Peak-to-Peak Input Voltage		0.15	0.8	1.3	0.15	0.8	1.3	0.15	0.8	1.3	V
V <sub>CMR</sub>	Input High Voltage Common Mode Range; NOTE 2		1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	V
V <sub>SWING</sub>	Output Voltage	Swing	0.6		1.0	0.6		1.0	0.6		1.0	V
1	Input	PCLK			150			150			150	μΑ
ΙΗ	High Current	nPCLK			10			10			10	μΑ
1	Input	PCLK	-10			-10			-10			μΑ
1	. ' ~ . ⊢	nPCLK	-150			-150			-150			μΑ

NOTE: Input and output parameters vary 1:1 with  $V_{CC}$ . This variation has been taken into account in the table above. NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO}$  – 2V. NOTE 2: Common mode voltage is defined as  $V_{IH}$ .

Table 4F. ECL DC Characteristics,  $V_{CC}$  = 0V;  $V_{EE}$  = -3.465V to -2.375V,  $T_A$  = -40°C to 85°C

·				-40°C			25°C		85°C			
Symbol	Parameter	Parameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Vo	oltage; NOTE 1	-1.16	-0.92	-0.74	-1.16	-0.92	-0.73	-1.16	-0.94	-0.71	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		-1.85	-1.69	-1.51	-1.85	-1.72	-1.5	-1.85	-1.73	-1.48	V
$V_{PP}$	Peak-to-Peak Input Voltage		0.15	0.8	1.3	0.15	8.0	1.3	0.15	0.8	1.3	V
V <sub>CMR</sub>	Input High Voltage Common Mode Range; NOTE 2		V <sub>EE</sub> +1.2		0	V <sub>EE</sub> +1.2		0	V <sub>EE</sub> +1.2		0	V
V <sub>SWING</sub>	Output Voltage	Swing	0.6		1.0	0.6		1.0	0.6		1.0	V
	Input	PCLK			150			150			150	μΑ
lН	High Current	nPCLK			10			10			10	μΑ
In I	Input	PCLK	-10			-10			-10			μΑ
	l. `	nPCLK	-150			-150			-150			μΑ

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CCO}}$  – 2V. NOTE 2: Common mode voltage is defined as  $V_{\text{IH}}$ .



## **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC} = V_{CCO} = -3.465 V$  to -2.375 V or ,  $V_{CC} = V_{CCO} = 2.375 V$  to 3.465 V;  $V_{EE} = 0 V$ ,  $T_A = -40 ^{\circ} C$  to  $85 ^{\circ} C$ 

				-40°C			25°C		85°C			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>OUT</sub>	Output Frequency				1.6			1.6			1.6	GHz
	Propagation PCLK, nPCLK		705	825	945	760	885	1005	835	960	1085	ps
t <sub>PD</sub>	Delay; NOTE 1	CLK, nCLK	770	885	995	825	945	1070	895	1025	1150	ps
tsk(o)	Output Skew; NOTE 2, 4			20	55		20	55		20	55	ps
tsk(pp)	Part-to-Part Ske	w; NOTE 3, 4		85	225		90	245		95	250	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100	215	400	100	225	400	100	215	350	ps
	Output	$f \leq 266 MHz$	48		52	48		52	48		52	%
odc	Output Duty Cycle	266MHz < f ≤ 500MHz	46		54	46		54	46		54	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at  $f_{OUT} \le 500$  MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




## **Parameter Measurement Information**




**LVPECL Output Load AC Test Circuit** 




**Part-to-Part Skew** 




**Output Rise/Fall Time** 



**Differential Input Level** 




**Output Skew** 



**Propagation Delay** 



## **Parameter Measurement Information, continued**



**Output Duty Cycle/Pulse Width/Period** 

## **Applications Information**

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## **LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3F show interface examples for the PCLK/nPCLK input driven by the most common driver types.

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 3E. PCLK/nPCLK Input Driven by an SSTL Driver




Figure 3F. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver



## **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 4A to 4F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




Figure 4A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 4C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 4A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 4B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 4F. CLK/nCLK Input Driven by a 2.5V SSTL Driver



## **Recommendations for Unused Output Pins**

#### Inputs:

### PCLK/nPCLK Inputs

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground. For applications

### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5A. 3.3V LVPECL Output Termination




Figure 5B. 3.3V LVPECL Output Termination



## **Termination for 2.5V LVPECL Outputs**

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CCO}$  – 2V. For  $V_{CCO}$  = 2.5V, the  $V_{CCO}$  – 2V is very close to ground

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6B. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example



## **Schematic Example**

Figure 7 shows an example of ICS853S031I application schematic. In this example, the device is operated at  $V_{\rm CC}$  = 3.3V. The decoupling capacitor should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver. Only two terminations

examples are shown in this schematic. For more termination approaches, please refer to the LVPECL Termination Application Note.




Figure 7. ICS853S031I Example LVPECL Clock Output Buffer Schematic



### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS853S031I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853S031I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 70mA = 242.55mW
- Power (outputs)<sub>MAX</sub> = 33.71mW/Loaded Output pair
  If all outputs are loaded, the total power is 9 \* 33.71mW = 303.39mW

Total Power\_MAX (3.465V, with all outputs switching) = 303.39mW + 242.55mW = 545.94mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 71.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.546\text{W} * 71.4^{\circ}\text{C/W} = 124^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{\text{JA}}$  for 32 Lead LQFP, Forced Convection

$\theta_{JA}$ by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	80.9°C/W	71.4°C/W	67.7°C/W	



#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate typical case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} 0.71V$  $(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.71V$
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CCO\_MAX</sub> 1.48V
  (V<sub>CCO\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.48V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.71V)/50\Omega] * 0.71V = 18.32mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.48V)/50\Omega] * 1.48V = 15.39mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 33.71mW



# **Reliability Information**

## Table 7. $\theta_{\mbox{\scriptsize JA}}$ vs. Air Flow Table for a 32 Lead LQFP

$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	80.9°C/W	71.4°C/W	67.7°C/W	

## **Transistor Count**

The transistor count for ICS853S031I is: 383


Pin compatible with ICS8531-01

This device is pin and functional compatible, and is the suggested replacement for the ICS853031.



# **Package Outline and Package Dimensions**


Package Outline - Y Suffix for 32 Lead LQFP





# Package Outline and Package Dimensions, continued

Package Outline - Y Suffix for 32 Lead LQFP





# **Ordering Information**

## **Table 8. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
853S031BYILF	ICS53S031BIL	Lead-Free, 32 Lead LQFP	Tray	-40°C to 85°C
853S031BYILFT	ICS53S031BIL	Lead-Free, 32 Lead LQFP	1000 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
Α		18	Corrected package information.	8/17/11



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.