


General Description

The IDT8T39S10I is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by single-ended clock when crystal is bypassed. The selected signal is distributed to ten differential outputs which can be configured as LVPECL, LVDS or HSCL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open circuit or tied to ground. It is designed to operate from a 3.3V or 2.5V core power supply, and either a 3.3V or 2.5V output operating supply.


Features

- Two differential reference clock input pairs
- Differential input pairs can accept the following differential input levels: LVPECL, LVDS, HCSL
- Crystal Oscillator Interface
- Crystal input frequency range: 10MHz to 40MHz
- Maximum Output Frequency
 - LVPECL - 2GHz
 - LVDS - 2GHz
 - HCSL - 250MHz
 - LVCMOS - 250MHz
- Two banks, each has five differential output pairs that can be configured as LVPECL or LVDS or HCSL
- One single-ended reference output with synchronous enable to avoid clock glitch
- Output skew: (Bank A and Bank B at the same output level) 70ps (max)
- Part-to-part skew: 250ps (max)
- Additive RMS phase jitter: 0.153ps (typical)
- Supply voltage modes:
 - V_{DD}/V_{DDO}
 - 3.3V/3.3V
 - 3.3V/2.5V
 - 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) packaging

Block Diagram



Pin Assignment



Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

| Number | Name | Type | | Description |
|------------------------|--------------------|--------|---------------------|---|
| 1, 2 | QA0, nQA0 | Output | | Differential Bank A clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 3, 4 | QA1, nQA1 | Output | | Differential Bank A clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 5, 8, 29, 32, 45 | V _{DDO} | Power | | Output supply pins. |
| 6, 7 | QA2, nQA2 | Output | | Differential Bank A clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 9, 10 | QA3, nQA3 | Output | | Differential Bank A clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 11, 12 | QA4, nQA4 | Output | | Differential Bank A clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 13, 18, 24, 37, 43, 48 | GND | Power | | Power supply ground. |
| 14, 47 | SMODEA0, SMODEA1 | Input | Pulldown | Output driver select for Bank A outputs. See Table 3D for function. LVCMOS/LVTTL interface levels. |
| 15, 42 | V _{DD} | Power | | Power supply pins. |
| 16, 17 | XTAL_IN, XTAL_OUT | Input | | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. |
| 19, 22 | REF_SEL0, REF_SEL1 | Input | Pulldown | Input clock selection. LVCMOS/LVTTL interface levels. See Table 3A for function. |
| 20 | CLK0 | Input | Pulldown | Non-inverting differential clock. |
| 21 | nCLK0 | Input | Pullup/ Pulldown | Inverting differential clock. Internal resistor bias to V _{DD} /2. |
| 23, 39 | SMODEB0, SMODEB1 | Input | Pulldown | Output driver select for Bank B outputs. See Table 3D for function. LVCMOS/LVTTL interface levels. |
| 25, 26 | nQB4, QB4 | Output | | Differential Bank B clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 27, 28 | nQB3, QB3 | Output | | Differential Bank B clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 30, 31 | nQB2, QB2 | Output | | Differential Bank B clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 33, 34 | nQB1, QB1 | Output | | Differential Bank B clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 35, 36 | nQB0, QB0 | Output | | Differential Bank B clock output pair. LVPECL, LVDS or HCSL interface levels. |
| 38 | IREF | Input | | An external fixed precision resistor (475Ω) from this pin to ground provides a reference current used for HCSL mode. QXx, nQXx clock outputs. |
| 40 | nCLK1 | Input | Pullup/ Pulldown | Inverting differential clock. Internal resistor bias to V _{DD} /2. |
| 41 | CLK1 | Input | Pulldown | Non-inverting differential clock. |
| 44 | REFOUT | Output | | Single-ended reference clock output. LVCMOS/LVTTL interface levels |
| 46 | OE_SE | Input | Pulldown | Output enable. LVCMOS/LVTTL interface levels. See Table 3B. |

NOTE: *Pulldown* and *Pullup* refer to an internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------|---|---------|--|---------|---------|---------|------------|
| C_{IN} | Input Capacitance | | SMODEx[0:1], REF_SEL[0:1], OE_SE pins | | 4 | | pF |
| $R_{PULLDOWN}$ | Input Pulldown Resistor | | | | 51 | | k Ω |
| R_{PULLUP} | Input Pullup Resistor | | | | 51 | | k Ω |
| C_{PD} | Power Dissipation Capacitance | Qx, nQx | $V_{DDO} = 3.3V$ | | 3.5 | | pF |
| C_{PD} | Power Dissipation Capacitance REFOUT | | $V_{DDO} = 3.3V$ | | 8 | | pF |
| | | | $V_{DDO} = 2.5V$ | | 7 | | pF |
| R_{OUT} | Output Impedance | REFOUT | $V_{DDO} = 3.3V$ | | 15 | | Ω |
| | | REFOUT | $V_{DDO} = 2.5V$ | | 20 | | Ω |

Function Tables

Table 3A. REF_SELx Function Table

| Control Input | Selected Input Reference Clock |
|---------------|--------------------------------|
| REF_SEL[1:0] | |
| 00 (default) | CLK0, nCLK0 |
| 01 | CLK1, nCLK1 |
| 10 | XTAL |
| 11 | XTAL |

Table 3B. OE_SE Function Table

| OE_SE | REFOUT |
|-------------|----------------|
| 0 (default) | High-Impedance |
| 1 | Enabled |

NOTE: Synchronous output enable to avoid clock glitch.

Table 3C. Input/Output Operation Table, OE_SE

| Input Status | | | Output State |
|--------------|---------------|--------------------------------------|---------------------------|
| OE_SE | REF_SEL [1:0] | CLKx and nCLKx | REFOUT |
| 0 (default) | Don't care | Don't Care | High Impedance |
| 1 | 10 or 11 | Don't Care | Fanout crystal oscillator |
| 1 | 00 (default) | CLK0 and nCLK0 are both open circuit | Logic low |
| | | CLK0 and nCLK0 are tied to ground | Logic low |
| | | CLK0 is high, nCLK0 is low | Logic High |
| | | CLK0 is low, nCLK0 is high | Logic Low |
| 1 | 01 | CLK1 and nCLK1 are both open circuit | Logic low |
| | | CLK1 and nCLK1 are tied to ground | Logic low |
| | | CLK1 is high, nCLK1 is low | Logic High |
| | | CLK1 is low, nCLK1 is high | Logic Low |

Table 3D. Input/Output Operation Table, SMODEA

| Input Status | | | Output State |
|--------------|--------------|--------------------------------------|----------------------------------|
| SMODEA[1:0] | REF_SEL[1:0] | CLKx and nCLKx | QA[4:0], nQA[4:0] |
| 11 | Don't care | Don't Care | High Impedance |
| 00, 01 or 10 | 10 or 11 | Don't Care | Fanout crystal oscillator |
| 00, 01 or 10 | 00 (default) | CLK0 and nCLK0 are both open circuit | QA[4:0] = Low nQA[4:0] = High |
| | | CLK0 and nCLK0 are tied to ground | QA[4:0] = Low nQA[4:0] = High |
| | | CLK0 is high, nCLK0 is low | QA[4:0] = High nQA[4:0] = Low |
| | | CLK0 is low, nCLK0 is high | QA[4:0] = Low nQA[4:0] = High |
| 00, 01 or 10 | 01 | CLK1 and nCLK1 are both open circuit | QA[4:0] = Low nQA[4:0] = High |
| | | CLK1 and nCLK1 are tied to ground. | QA[4:0] = Low nQA[4:0] = High |
| | | CLK1 is high, nCLK1 is low | QA[4:0] = High nQA[4:0] = Low |
| | | CLK1 is low, nCLK1 is high | QA[4:0] = Low nQA[4:0]=High |

Table 3E. Input/Output Operation Table, SMODEB

| Input Status | | | Output State |
|--------------|--------------|--------------------------------------|----------------------------------|
| SMODEB[1:0] | REF_SEL[1:0] | CLKx and nCLKx | QB[4:0], nQB[4:0] |
| 11 | Don't care | Don't Care | High Impedance |
| 00, 01 or 10 | 10 or 11 | Don't Care | Fanout crystal oscillator |
| 00, 01 or 10 | 00 (default) | CLK0 and nCLK0 are both open circuit | QB[4:0] = Low nQB[4:0] = High |
| | | CLK0 and nCLK0 are tied to ground | QB[4:0] = Low nQB[4:0] = High |
| | | CLK0 is high, nCLK0 is low | QB[4:0] = High nQB[4:0] = Low |
| | | CLK0 is low, nCLK0 is high | QB[4:0] = Low nQB[4:0] = High |
| 00, 01 or 10 | 01 | CLK1 and nCLK1 are both open circuit | QB[4:0] = Low nQB[4:0] = High |
| | | CLK1 and nCLK1 are tied to ground | QB[4:0] = Low nQB[4:0] = High |
| | | CLK1 is high, nCLK1 is low | QB[4:0] = High nQB[4:0] = Low |
| | | CLK1 is low, nCLK1 is high | QB[4:0] = Low nQB[4:0] = High |

Table 3F. Output Level Selection Table, QA[0:4], nQA[0:4]

| SMODEA1 | SMODEA0 | Output Type |
|---------|---------|------------------|
| 0 | 0 | LVPECL (default) |
| 0 | 1 | LVDS |
| 1 | 0 | HCSSL |
| 1 | 1 | High-impedance |

Table 3G. Output Level Selection Table, QB[0:4], nQB[0:4]

| SMODEB1 | SMODEB0 | Output Type |
|---------|---------|------------------|
| 0 | 0 | LVPECL (default) |
| 0 | 1 | LVDS |
| 1 | 0 | HCSSL |
| 1 | 1 | High-impedance |

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|--|--------------------------------------|
| Supply Voltage, V_{DD} | 4.6V |
| Inputs, V_I XTAL_IN Other Inputs | 0V to 2V -0.5V to $V_{DD} + 0.5V$ |
| Outputs, V_O , (HCSL, LVCMOS) | -0.5V to $V_{DDO} + 0.5V$ |
| Outputs, I_O , (LVPECL) Continuous Current Surge Current | 50mA 100mA |
| Outputs, I_O , (LVDS) Continuous Current Surge Current | 10mA 15mA |
| Package Thermal Impedance, θ_{JA} | 30.5°C/W (0 mps) |
| Storage Temperature, T_{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, GND = 0V, $T_A = -40^\circ\text{C}$ to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-----------------------|------------------------------|---------|---------|---------|-------|
| V_{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDO} | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 01 | | 61 | 75 | mA |
| I_{DDO} | Output Supply Current | SMODEA/B[1:0] = 01 | | 211 | 255 | mA |
| I_{EE} | Power Supply Current | SMODEA/B[1:0] = 00 (default) | | 151 | 184 | mA |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 10 | | 43 | 55 | mA |
| I_{DDO} | Power Supply Current | SMODEA/B[1:0] = 10 | | 25 | 35 | mA |

NOTE: Characterized with all outputs unloaded. I_{DDO} includes REFOUT.

Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, GND = 0V, $T_A = -40^\circ\text{C}$ to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-----------------------|------------------------------|---------|---------|---------|-------|
| V_{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDO} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 01 | | 61 | 75 | mA |
| I_{DDO} | Output Supply Current | SMODEA/B[1:0] = 01 | | 210 | 255 | mA |
| I_{EE} | Power Supply Current | SMODEA/B[1:0] = 00 (default) | | 147 | 184 | mA |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 10 | | 43 | 55 | mA |
| I_{DDO} | Power Supply Current | SMODEA/B[1:0] = 10 | | 25 | 35 | mA |

NOTE: Characterized with all outputs unloaded. I_{DDO} includes REFOUT.

Table 4C. Power Supply DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-----------------------|------------------------------|---------|---------|---------|-------|
| V_{DD} | Power Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V_{DDO} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 01 | | 56 | 69 | mA |
| I_{DDO} | Output Supply Current | SMODEA/B[1:0] = 01 | | 202 | 245 | mA |
| I_{EE} | Power Supply Current | SMODEA/B[1:0] = 00 (default) | | 141 | 173 | mA |
| I_{DD} | Power Supply Current | SMODEA/B[1:0] = 10 | | 40 | 50 | mA |
| I_{DDO} | Power Supply Current | SMODEA/B[1:0] = 10 | | 24 | 32 | mA |

NOTE: Characterized with all outputs unloaded. I_{DDO} includes REFOUT.

Table 4D. LVCMOS/LVTTL DC Characteristics,

$V_{DD} = 3.3V \pm 5\%$, $2.5V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-----------------------------|--|---------|---------|----------------|---------|
| V_{IH} | Input High Voltage | $V_{DD} = 3.3V \pm 5\%$ | 2 | | $V_{DD} + 0.3$ | V |
| | | $V_{DD} = 2.5V \pm 5\%$ | 1.7 | | $V_{DD} + 0.3$ | V |
| V_{IL} | Input Low Voltage | $V_{DD} = 3.3V \pm 5\%$ | -0.3 | | 0.8 | V |
| | | $V_{DD} = 2.5V \pm 5\%$ | -0.3 | | 0.7 | V |
| I_{IH} | Input High Current | REF_SEL, SMODEA, SMODEB, OE_SE $V_{DD} = V_{IN} = 3.465V$ or $2.625V$ | | | 150 | μA |
| I_{IL} | Input Low Current | OE_SE $V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$ | -5 | | | μA |
| V_{OH} | Output High Voltage; NOTE 1 | REFOUT $V_{DDO} = 3.3V \pm 5\%$: $I_{OH} = -8mA$ | 2.6 | | | V |
| | | REFOUT $V_{DDO} = 2.5V \pm 5\%$: $I_{OH} = -8mA$ | 1.8 | | | V |
| V_{OL} | Output Low Voltage; NOTE 1 | REFOUT $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$: $I_{OL} = 8mA$ | | | 0.5 | V |

Table 4E. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $2.625V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|--------------------------------------|---|-------------|---------|-----------------|---------|
| I_{IH} | Input High Current | CLK[0:1], nCLK[0:1] $V_{DD} = V_{IN} = 3.465V$ or $2.625V$ | | | 150 | μA |
| I_{IL} | Input Low Current | CLK[0:1] $V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$ | -5 | | | μA |
| | | nCLK[0:1] $V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$ | -150 | | | μA |
| V_{PP} | Peak-to-Peak Input Voltage; NOTE 1 | | 0.240 | | 1.3 | V |
| V_{CMR} | Common Mode Input Voltage; NOTE 1, 2 | | $GND + 0.5$ | | $V_{DD} - 0.85$ | V |

NOTE 1: V_{IL} should not be less than $-0.3V$.

NOTE 2. Common mode voltage is defined as the crosspoint.

Table 4F. LVPECL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-------------|-----------------------------------|-----------------|-----------------|---------|-----------------|-------|
| V_{OH} | Output High Voltage; NOTE 1 | | $V_{DDO} - 1.4$ | | $V_{DDO} - 0.9$ | V |
| V_{OL} | Output Low Voltage; NOTE 1 | | $V_{DDO} - 2.0$ | | $V_{DDO} - 1.7$ | V |
| V_{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DDO} - 2V$.

Table 4G. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $2.625V$, $V_{DDO} = 2.5V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-------------|-----------------------------------|-----------------|-----------------|---------|-----------------|-------|
| V_{OH} | Output High Voltage; NOTE 1 | | $V_{DDO} - 1.4$ | | $V_{DDO} - 0.9$ | V |
| V_{OL} | Output Low Voltage; NOTE 1 | | $V_{DDO} - 2.0$ | | $V_{DDO} - 1.7$ | V |
| V_{SWING} | Peak-to-Peak Output Voltage Swing | | 0.4 | | 1.0 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DDO} - 2V$.

Table 4H. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ or $2.625V$, $V_{DDO} = 2.5V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----------------|---------|---------|---------|-------|
| V_{OD} | Differential Output Voltage | | 247 | 400 | 462 | mV |
| ΔV_{OD} | V_{OD} Magnitude Change | | | | 50 | mV |
| V_{OS} | Offset Voltage | | 1.00 | 1.16 | 1.25 | V |
| ΔV_{OS} | V_{OS} Magnitude Change | | | | 50 | mV |

Table 4I. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $GND = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----------------|---------|---------|---------|-------|
| V_{OD} | Differential Output Voltage | | 247 | 400 | 462 | mV |
| ΔV_{OD} | V_{OD} Magnitude Change | | | | 50 | mV |
| V_{OS} | Offset Voltage | | 1.00 | 1.12 | 1.21 | V |
| ΔV_{OS} | V_{OS} Magnitude Change | | | | 50 | mV |

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|----------|
| Mode of Oscillation | | Fundamental | | | |
| Frequency | | 10 | | 40 | MHz |
| Equivalent Series Resistance (ESR) | | | | 50 | Ω |
| Shunt Capacitance | | | | 7 | pF |
| Capacitive Loading (CL) | | | 12 | 18 | pF |

AC Electrical Characteristics

Table 6A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------------|---|-----------------------------------|-------------------------------------|---------|---------|-------|
| f_{OUT} | Output Frequency | Using External Crystal | 10 | | 40 | MHz |
| | | LVDS, LVPECL Outputs | | | 2000 | MHz |
| | | HCSL Outputs | | | 250 | MHz |
| | | LVC MOS Output | | | 250 | MHz |
| t_{jit} | Buffer Additive Phase Jitter, RMS: 156.25MHz Integration Range 12kHz - 20MHz REF_SEL[1:0] = 00 or 01 | SMODEA/B[1:0] = 00 | | 0.153 | 0.200 | ps |
| | | SMODEA/B[1:0] = 01 | | 0.163 | 0.200 | ps |
| | | SMODEA/B[1:0] = 10 | | 0.198 | 0.250 | ps |
| $t_{jit}(\emptyset)$ | RMS Phase Jitter; 25MHz Integration Range: 100Hz - 1MHz | REF_SEL[1:0] = 10 or 11 | | 0.250 | 0.525 | ps |
| t_{PD} | Propagation Delay; CLK0, nCLK0 or CLK1, nCLK1 to any Qx, nQx Outputs; NOTE 1 | SMODEA/B[1:0] = 00 | 0.65 | | 1.10 | ns |
| | | SMODEA/B[1:0] = 01 | 0.59 | | 1.15 | ns |
| | | SMODEA/B[1:0] = 10 | 1.70 | | 2.65 | ns |
| $t_{sk(o)}$ | Output Skew; NOTE 2, 3 | | | | 70 | ps |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4 | | | | 250 | ps |
| V_{RB} | Ring-back Voltage Margin; NOTE 5, 6 | HCSL Outputs | -100 | | 100 | mV |
| V_{MAX} | Voltage High; NOTE 7, 8 | HCSL Outputs | | | 920 | mV |
| V_{MIN} | Voltage Low; NOTE 7, 9 | HCSL Outputs | | | +150 | mV |
| V_{CROSS} | Absolute Crossing Voltage; NOTE 7, 10, 11 | HCSL Outputs | | | 520 | mV |
| ΔV_{CROSS} | Total Variation of V_{CROSS} over all edges; NOTE 7, 10, 12 | HCSL Outputs | | | 140 | mV |
| | Rise/Fall Edge Rate; NOTE 13 | HCSL Outputs | Measured between 150mV to +150mV | 0.6 | 4.0 | V/ns |
| t_R / t_F | Output Rise/Fall Time | SMODEA/B[1:0] = 00; 20% to 80% | 60 | 200 | 310 | ps |
| | | SMODEA/B[1:0] = 01; 20% to 80% | 40 | 170 | 300 | ps |
| MUX_ISOLATION | MUX Isolation | 156.25MHz | | 70 | | dB |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All LVDS and LVPECL parameters characterized up to 1.5GHz. HCSL parameters characterized up to 250MHz.

NOTE 1: Measured from the differential input crosspoint to the differential output crosspoint.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoint.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.

NOTE 5: Measurement taken from differential waveform.

Notes continued on next page.

NOTE 6: T_{STABLE} is the time the differential clock must maintain a minimum $\pm 150\text{mV}$ differential voltage after rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100\text{mV}$ differential range.

NOTE 7: Measurement taken from single-ended waveform.

NOTE 8: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 9: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.

NOTE 10: Measured at crosspoint where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.

NOTE 11: Refers to the total variation from the lowest crosspoint to the highest, regardless of which edge is crossing. Refers to all crosspoint for this measurement.

NOTE 12: Defined as the total variation of all crossing voltages of rising Qx and falling nQx, This is the maximum allowed variance in V_{cross} for any particular system.

NOTE 13: Measured from -150mV to $+150\text{mV}$ on the differential waveform (Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.

Table 6B. AC Characteristics, $V_{DD} = 3.3\text{V} \pm 5\%$, $V_{DDO} = 2.5\text{V} \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------------|---|----------------------|-----------------------------------|---------|---------|---------|-------|
| f_{OUT} | Output Frequency | | Using External Crystal | 10 | | 40 | MHz |
| | | LVDS, LVPECL Outputs | | | | 2000 | MHz |
| | | HCSL Outputs | | | | 250 | MHz |
| | | LVC MOS Output | | | | 250 | MHz |
| t_{jit} | Additive Phase Jitter: 156.25MHz Integration Range: 12kHz - 20MHz REF_SEL[1:0] = 00 or 10 | | SMODEA/B[1:0] = 00 | | 0.181 | 0.235 | ps |
| | | | SMODEA/B[1:0] = 01 | | 0.181 | 0.235 | ps |
| | | | SMODEA/B[1:0] = 10 | | 0.200 | 0.250 | ps |
| $t_{jit}(\emptyset)$ | RMS Phase Jitter; 25MHz Integration Range: 100Hz - 1MHz | | REF_SEL[1:0] = 10 or 11 | | 0.258 | 0.525 | ps |
| t_{PD} | Propagation Delay; CLK0, nCLK0 or CLK1, nCLK1 to any Qx, nQx Outputs; NOTE 1 | | SMODEA/B[1:0] = 00 | 0.40 | | 1.60 | ns |
| | | | SMODEA/B[1:0] = 01 | 0.57 | | 1.10 | ns |
| | | | SMODEA/B[1:0] = 10 | 1.75 | | 2.85 | ns |
| $t_{sk(o)}$ | Output Skew; NOTE 2, 3 | | | | | 70 | ps |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4 | | | | | 250 | ps |
| V_{RB} | Ring-back Voltage Margin; NOTE 5, 6 | HCSL Outputs | | -100 | | 100 | mV |
| V_{MAX} | Voltage High; NOTE 7, 8 | HCSL Outputs | | | | 920 | mV |
| V_{MIN} | Voltage Low; NOTE 7, 9 | HCSL Outputs | | -150 | | +150 | mV |
| V_{CROSS} | Absolute Crossing Voltage; NOTE 7, 10, 11 | HCSL Outputs | | 250 | | 520 | mV |
| ΔV_{CROSS} | Total Variation of V_{CROSS} over all edges; NOTE 7, 10, 12 | HCSL Outputs | | | | 140 | mV |
| | Rise/Fall Edge Rate; NOTE 13 | HCSL Outputs | Measured between 150mV to +150mV | 0.6 | | 4.0 | V/ns |
| t_R / t_F | Output Rise/Fall Time | | SMODEA/B[1:0] = 00; 20% to 80% | 60 | 200 | 310 | ps |
| | | | SMODEA/B[1:0] = 01; 20% to 80% | 40 | 170 | 300 | ps |
| $MUX_{ISOLATION}$ | MUX Isolation | | 156.25MHz | | 70 | | dB |

Notes continued on next page.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All LVDS and LVPECL parameters characterized up to 1.5GHz. HCSL parameters characterized up to 250MHz.

NOTE 1: Measured from the differential input crosspoint to the differential output crosspoint.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoint.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.

NOTE 5: Measurement taken from differential waveform.

NOTE 6: T_{STABLE} is the time the differential clock must maintain a minimum $\pm 150\text{mV}$ differential voltage after rising/falling edges before it is allowed to drop back into the $V_{\text{RB}} \pm 100\text{mV}$ differential range.

NOTE 7: Measurement taken from single-ended waveform.

NOTE 8: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 9: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.

NOTE 10: Measured at crosspoint where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.

NOTE 11: Refers to the total variation from the lowest crosspoint to the highest, regardless of which edge is crossing. Refers to all crosspoint for this measurement.

NOTE 12: Defined as the total variation of all crossing voltages of rising Qx and falling nQx, This is the maximum allowed variance in V_{cross} for any particular system.

NOTE 13: Measured from -150mV to $+150\text{mV}$ on the differential waveform (Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.

Table 6C. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------------|--|--------------|-----------------------------------|---------|---------|---------|-------|
| f_{OUT} | Output Frequency | | Using External Crystal | 10 | | 40 | MHz |
| | | | LVDS, LVPECL Outputs | | | 2000 | MHz |
| | | | HCSL Outputs | | | 250 | MHz |
| | | | LVC MOS Output | | | 250 | MHz |
| t_{jit} | Additive Phase Jitter: 156.25MHz Integration Range 12kHz - 20MHz REF_SEL[1:0] = 00 or 01 | | SMODEA/B[1:0] = 00 | | 0.159 | 0.205 | ps |
| | | | SMODEA/B[1:0] = 01 | | 0.173 | 0.215 | ps |
| | | | SMODEA/B[1:0] = 10 | | 0.211 | 0.250 | ps |
| $t_{jit}(\emptyset)$ | RMS Phase Jitter; 25MHz Integration Range: 100Hz - 1MHz | | REF_SEL[1:0] = 10 or 11 | | 0.254 | 0.510 | ps |
| t_{PD} | Propagation Delay; CLK0, nCLK0 or CLK1, nCLK1 to any Qx, nQx Outputs; NOTE 1 | | SMODEA/B[1:0] = 00 | 0.68 | | 1.15 | ns |
| | | | SMODEA/B[1:0] = 01 | 0.56 | | 1.15 | ns |
| | | | SMODEA/B[1:0] = 10 | 1.79 | | 2.90 | ns |
| $t_{sk(o)}$ | Output Skew; NOTE 2, 3 | | | | | 70 | ps |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4 | | | | | 250 | ps |
| V_{RB} | Ring-back Voltage Margin; NOTE 5, 6 | HCSL Outputs | | -100 | | 100 | mV |
| V_{MAX} | Voltage High; NOTE 7, 8 | HCSL Outputs | | | | 920 | mV |
| V_{MIN} | Voltage Low; NOTE 7, 9 | HCSL Outputs | | -150 | | +150 | mV |
| V_{CROSS} | Absolute Crossing Voltage; NOTE 7, 10, 11 | HCSL Outputs | | 250 | | 520 | mV |
| ΔV_{CROSS} | Total Variation of V_{CROSS} over all edges; NOTE 7, 10, 12 | HCSL Outputs | | | | 140 | mV |
| | Rise/Fall Edge Rate; NOTE 13 | HCSL Outputs | Measured between 150mV to +150mV | 0.6 | | 4.0 | V/ns |
| t_R / t_F | Output Rise/Fall Time | | SMODEA/B[1:0] = 00; 20% to 80% | 60 | 200 | 310 | ps |
| | | | SMODEA/B[1:0] = 01; 20% to 80% | 40 | 170 | 300 | ps |
| $MUX_{ISOLATION}$ | MUX Isolation | | 156.25MHz | | 70 | | dB |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All LVDS and LVPECL parameters characterized up to 1.5GHz. HCSL parameters characterized up to 250MHz.

NOTE 1: Measured from the differential input crosspoint to the differential output crosspoint.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoint.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.

NOTE 5: Measurement taken from differential waveform.

NOTE 6: T_{STABLE} is the time the differential clock must maintain a minimum $\pm 150\text{mV}$ differential voltage after rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100\text{mV}$ differential range.

Notes continued on next page.

NOTE 7: Measurement taken from single-ended waveform.

NOTE 8: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 9: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.


NOTE 10: Measured at crosspoint where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.

NOTE 11: Refers to the total variation from the lowest crosspoint to the highest, regardless of which edge is crossing. Refers to all crosspoint for this measurement.

NOTE 12: Defined as the total variation of all crossing voltages of rising Qx and falling nQx, This is the maximum allowed variance in Vcross for any particular system.

NOTE 13: Measured from -150mV to +150mV on the differential waveform (Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing


Typical Phase Noise at 25MHz



Additive Phase Jitter (LVPECL, 3.3V)

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a

ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. The additive phase jitter is dependent on the input source and measurement equipment.

The additive phase jitter for this device was measured using a Wenzel 156.25MHz oscillator as the input source and an Agilent E5052 Signal Source Analyzer.

Additive Phase Jitter (LVDS, 3.3V)

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a

ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. The additive phase jitter is dependent on the input source and measurement equipment.

The additive phase jitter for this device was measured using a Wenzel 156.25MHz oscillator as the input source and an Agilent E5052 Signal Source Analyzer.

Additive Phase Jitter (HCSL, 3.3V)

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a


ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. The additive phase jitter is dependent on the input source and measurement equipment.

The additive phase jitter for this device was measured using a Wenzel 156.25MHz oscillator as the input source and an Agilent E5052 Signal Source Analyzer.


Parameter Measurement Information




3.3V Core/3.3V HCSL Output Load Test Circuit




3.3V Core/3.3V HCSL Output Load Test Circuit




3.3V Core/2.5V HCSL Output Load Test Circuit



3.3V Core/2.5V HCSL Output Load Test Circuit




2.5V Core/2.5V HCSL Output Load Test Circuit




3.3V Core/2.5V HCSL Output Load Test Circuit


Parameter Measurement Information, continued




3.3V Core/3.3V LVPECL Output Load Test Circuit




2.5V Core/2.5V LVPECL Output Load Test Circuit




3.3V Core/2.5V LVPECL Output Load Test Circuit



3.3V Core/3.3V LVDS Output Load Test Circuit




3.3V Core/2.5V LVDS Output Load Test Circuit




2.5V Core/2.5V LVDS Output Load Test Circuit

Parameter Measurement Information, continued




Output Skew




Where X = Bank A or Bank B


Part-to-Part Skew




Propagation Delay



Differential Input Levels




LVDS Output Rise/Fall Time




LVPECL Output Rise/Fall Time


Parameter Measurement Information, continued




Offset Voltage Setup




Differential Output Voltage Setup




MUX Isolation



RMS Phase Jitter




Single-ended Measurement Points for Absolute Crosspoint/Swing




Single-ended Measurement Points for Delta Crosspoint

Parameter Measurement Information, continued



Differential Measurement Points for Rise/Fall Edge Rate



Differential Measurement Points for Ringback

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from XTAL_IN to ground.

LVC MOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

Crystal Input Interface

The IDT8T39S10I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error. In addition, the recommended 12pF parallel resonant crystal tuning is shown in *Figure 2*. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

Outputs:

LVC MOS Outputs

All unused LVC MOS output can be left floating. We recommend that there is no trace attached.

Differential Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVPECL Outputs

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.




Figure 1. Crystal Input Interface




Figure 2. Crystal Input Interface

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 3A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (R_o) and the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω. This can also be accomplished by removing R_1 and changing R_2 to 50Ω. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 3B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

Wiring the Differential Input to Accept Single-Ended Levels

Figure 4 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{DD} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R_o) and the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than $-0.3V$ and V_{IH} cannot be more than $V_{DD} + 0.3V$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 4. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 5A to 5D* show interface examples for the CLK/nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 5A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 5B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 5C. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 5D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

2.5V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 6A to 6D* show interface examples for the CLK/nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 6A. CLK/nCLK Input Driven by a 2.5V LVPECL Driver




Figure 6B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver




Figure 6C. CLK/nCLK Input Driven by a 2.5V LVDS Driver





Figure 6D. CLK/nCLK Input Driven by a 2.5V HCSL Driver

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as

shown in *Figure 7A* can be used with either type of output structure. *Figure 7B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



LVDS Termination

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion.

Figures 8A and 8B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 8A. 3.3V LVPECL Output Termination




Figure 8B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 9A and Figure 9B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{DDO} - 2V$. For $V_{DDO} = 2.5V$, the $V_{DDO} - 2V$ is very close to ground

level. The R3 in Figure 9B can be eliminated and the termination is shown in Figure 9C.




Figure 9A. 2.5V LVPECL Driver Termination Example




Figure 9B. 2.5V LVPECL Driver Termination Example




Figure 9C. 2.5V LVPECL Driver Termination Example

Recommended Termination

Figure 10A is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express™ and HCSL output types.

All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 10A. Recommended Source Termination (where the driver and receiver will be on separate PCBs)

Figure 10B is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will

be minimized. In addition, a series resistor (R_s) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from 0Ω to 33Ω. All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 10B. Recommended Termination (where a point-to-point connection can be used)

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 11*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Lead frame Base Package, Amkor Technology.




Figure 11. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

LVPECL Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T39S10I. Equations and example calculations are also provided.

LVPECL Power Considerations

1. Power Dissipation.

The total power dissipation for the IDT8T39S10I is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

The Maximum current at 85°C is as follows

$$I_{EE_MAX} = 184mA$$

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)_{MAX} = $I_{EE_MAX} * V_{DD_MAX} = 3.465V * 184mA = 637.56mW$
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**
If all outputs are loaded, the total power is $10 * 30mW = 300mW$

LVC MOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to loading 50Ω to $V_{DDO}/2$ Output Current:
 $I_{OUT} = V_{DDO_MAX} / [2 * (R_{LOAD} + R_{OUT})] = 3.465V / [2 * (50\Omega + 15\Omega)] = 26.654mA$
- Power Dissipation on R_{OUT} per LVC MOS output:
Power (R_{OUT}) = $R_{OUT} * I_{OUT}^2 = 15\Omega * (26.654mA)^2 = 10.656mW$
- Dynamic Power Dissipation at 250MHz, (REFOUT)
- Power (250MHz) = $C_{PD} * Frequency * V_{DDO}^2 = 8pF * 250MHz * 3.465V^2 = 24.012mW$
- Total Power (250MHz) = $24.012mW * 1 = 24.012mW$

$$Total\ Power_Max = 637.56mW + 300mW + 10.656mW + 24.012mW = 972.228mW$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 30.5°C/W per Table 7 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.972W * 30.5^\circ C/W = 114.66^\circ C. \text{ This is below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 48 Lead VQFN, Forced Convection

| Meters per Second | θ_{JA} by Velocity | | |
|---|---------------------------|----------|----------|
| | 0 | 1 | 2.5 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 30.5°C/W | 26.7°C/W | 23.9°C/W |

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in *Figure 12*.




Figure 12. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{DDO} - 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{DDO_MAX} - 0.9V$
 $(V_{DDO_MAX} - V_{OH_MAX}) = 0.9V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{DDO_MAX} - 1.7V$
 $(V_{DDO_MAX} - V_{OL_MAX}) = 1.7V$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{DDO_MAX} - 2V))/R_L] * (V_{DDO_MAX} - V_{OH_MAX}) = [(2V - (V_{DDO_MAX} - V_{OH_MAX}))/R_L] * (V_{DDO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \mathbf{19.8mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{DDO_MAX} - 2V))/R_L] * (V_{DDO_MAX} - V_{OL_MAX}) = [(2V - (V_{DDO_MAX} - V_{OL_MAX}))/R_L] * (V_{DDO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \mathbf{10.2mW}$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{30mW}$$

HCSL Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T39S10I. Equations and example calculations are also provided.

HCSL Power Considerations

1. Power Dissipation.

The total power dissipation for the IDT8T39S10I is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

The Maximum current at 85°C is as follows

$$I_{DD_MAX} = 55mA$$

$$I_{DDO_MAX} = 35mA$$

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{DD_MAX} + I_{DDO_MAX}) = 3.465V * (55mA + 35mA) = \mathbf{311.85mW}$
- Power (outputs)_{MAX} = **44.5mW/Loaded Output pair**
If all outputs are loaded, the total power is $10 * 44.5mW = \mathbf{445mW}$
- Dynamic Power Dissipation at 250MHz, (QAx/nQAx, QBx/nQBx)
- Power (250MHz) = $C_{PD} * \text{Frequency} * V_{DDO}^2$
 $= 3.5pF * 250MHz * 3.465^2 = \mathbf{10.51mW/differential\ output}$
- Total Power (250MHz) = $10.51mW * 10 = \mathbf{105.1mW}$

LVC MOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to loading 50Ω to $V_{DDO}/2$ Output Current:
 $I_{OUT} = V_{DDO_MAX} / [2 * (R_{LOAD} + R_{OUT})] = 3.465V / [2 * (50\Omega + 15\Omega)] = \mathbf{26.654mA}$
- Power Dissipation on R_{OUT} per LVC MOS output:
Power (R_{OUT}) = $R_{OUT} * I_{OUT}^2 = 15\Omega * (26.654mA)^2 = \mathbf{10.656mW}$
- Dynamic Power Dissipation at 250MHz, (REFOUT)
- Power (250MHz) = $C_{PD} * \text{Frequency} * V_{DDO}^2 = 8pF * 250MHz * 3.465V^2 = \mathbf{24.012mW}$
- Total Power (250MHz) = $24.012mW * 1 = \mathbf{24.012mW}$
- Total Power_{Max} = $311.85mW + 445mW + 105.1mW + 10.656mW + 24.012mW = \mathbf{896.62mW}$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 30.5°C/W per Table 8 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + \mathbf{0.897W} * 30.5^\circ C/W = 112.4^\circ C. \text{ This is below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 48 Lead VQFN, Forced Convection

| θ_{JA} by Velocity | | | |
|---|----------|----------|----------|
| Meters per Second | 0 | 1 | 2.5 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 30.5°C/W | 26.7°C/W | 23.9°C/W |

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in *Figure 13*.




Figure 13. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a 50Ω load to ground.

The highest power dissipation occurs when V_{DDO_MAX} .

$$\begin{aligned} \text{Power} &= (V_{DDO_MAX} - V_{OUT}) * I_{OUT} \\ \text{since } V_{OUT} &= I_{OUT} * R_L \\ &= (V_{DDO_MAX} - I_{OUT} * R_L) * I_{OUT} \\ &= (3.465\text{V} - 17\text{mA} * 50\Omega) * 17\text{mA} \end{aligned}$$

Total Power Dissipation per output pair = **44.5mW**

LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T39S10I. Equations and example calculations are also provided.

LVDS Power Considerations

1. Power Dissipation.

The total power dissipation for the IDT8T39S10I is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

The Maximum current at 85°C is as follows

$$I_{DD_MAX} = 75mA$$

$$I_{DDO_MAX} = 255mA$$

$$\text{Power (core) Max} = V_{DD_MAX} * (I_{DD_MAX} + I_{DDO_MAX}) = 3.465V * (75mA + 255mA) = \mathbf{1143.45mW}$$

LVC MOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to loading 50Ω to $V_{DDO}/2$ Output Current:
 $I_{OUT} = V_{DDO_MAX} / [2 * (R_{LOAD} + R_{OUT})] = 3.465V / [2 * (50\Omega + 15\Omega)] = \mathbf{26.654mA}$
- Power Dissipation on R_{OUT} per LVC MOS output:
 $\text{Power } (R_{OUT}) = R_{OUT} * I_{OUT}^2 = 15\Omega * (26.654mA)^2 = \mathbf{10.656mW}$
- Dynamic Power Dissipation at 250MHz, (REFOUT)
- Power (250MHz) = $C_{PD} * \text{Frequency} * V_{DDO}^2 = 8pF * 250MHz * 3.465V^2 = \mathbf{24.012mW}$
- Total Power (250MHz) = $24.012mW * 1 = \mathbf{24.012mW}$
- Total Power_Max = $1143.45mW + 10.656mW + 24.012mW = \mathbf{1178.118mW}$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_{total} + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_{total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 30.5°C/W per Table 9 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 1.178W * 30.5^\circ C/W = 121^\circ C. \text{ This is below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 9. Thermal Resistance θ_{JA} for 48 Lead VQFN, Forced Convection

| θ_{JA} by Velocity | | | |
|---|----------|----------|----------|
| Meters per Second | 0 | 1 | 2.5 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 30.5°C/W | 26.7°C/W | 23.9°C/W |

Reliability Information


Table 10. θ_{JA} vs. Air Flow Table for a 48 Lead VFQFN

| θ_{JA} vs. Air Flow | | | |
|---|----------|----------|----------|
| Meters per Second | 0 | 1 | 2.5 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 30.5°C/W | 26.7°C/W | 23.9°C/W |

Transistor Count

The transistor count for IDT8T39S10I is: 9427

48-Lead VFQFN Package Outline and Package Dimensions



Ordering Information

Table 11. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|----------------|--------------------------|--------------------|---------------|
| 8T39S10NLGI | IDT8T39S10NLGI | Lead-Free, 48 Lead VFQFN | Tray | -40°C to 85°C |
| 8T39S10NLGI8 | IDT8T39S10NLGI | Lead-Free, 48 Lead VFQFN | Tape & Reel | -40°C to 85°C |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.