# **Description**

The 8T73S1802 is a fully integrated clock fanout buffer and frequency divider. The input signal is frequency-divided and then fanned out to one differential LVPECL and one LVCMOS output. Each of the outputs can select its individual divider value from the range of  $\div 1$ ,  $\div 2$ ,  $\div 4$  and  $\div 8$ . Three control inputs EN, SEL0 and SEL1 (3-level logic) are available to select the frequency dividers and the output enable/disable state. The single-ended LVCMOS output is phase-delayed by 650ps to minimize coupling of LVCMOS switching into the differential output during its signal transition.

The 8T73S1802 is optimized to deliver very low phase noise clocks. The V<sub>BB</sub> output generates a common-mode voltage reference for the differential clock input so that connecting the  $V_{BB}$ pin to an unused input (nCLK) enables to use of single-ended input signals. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The 8T73S1802 can be used with a 3.3V or a 2.5V power supply. The device is a member of the high-performance clock family from IDT.

# **Features**

- High-performance fanout buffer clock and fanout buffer
- Input clock signal is distributed to one LVPECL and one LVCMOS output
- Configurable output dividers for both LVPECL and LVCMOS outputs
- Supports clock frequencies up to 1000MHz (LVPECL) and up to 200MHz (LVCMOS)
- Flexible differential input supports LVPECL, LVDS and CML
- $\cdot$  V<sub>BB</sub> generator output supports single-ended input signal applications
- Optimized for low phase noise
- 650ps delay between LVCMOS and LVPECL minimizes coupling between outputs
- Supply voltage: 3.3V or 2.5V
- -40°C to 85°C ambient operating temperature
- 16 VFQFPN package (3 x 3 mm)



# **Block Diagram Pin Assignment**



**16-pin, 3mm x 3mm VFQFPN Package**

# **Pin Description and Pin Characteristic Tables**

## **Table 1. Pin Assignment**



NOTE 1. *Pullup* refers to internal input resistors. See [Table 2,](#page-1-0) *Pin Characteristics,* for typical values.

#### <span id="page-1-0"></span>**Table 2. Pin Characteristics**



# **Principles Of Operation**

## **Control Pins**

The control input pins SEL0, SEL1 and EN are 3-level inputs with internal 60k $\Omega$  resistors that pull the input to the  $\rm V_{CC}$  level when left open. Each input has three logic states: low (0), mid ( $V_{CC}/2$ ) and high (1). Connect a control input to GND for achieving the low (0) state. For the high (1) state, connect the input to  $V_{CC}$  or leave the input open. For the mid state, connect an external  $60k\Omega$  resistor from the input to GND. See [Table 4D](#page-5-0) for the 3-state input min and max levels.

## **Operation Modes**

The device offers a many combinations of divider values and output enable states. See [Table 3](#page-2-0) for the supported modes.



#### <span id="page-2-0"></span>**Table 3. Operation Modes<sup>1</sup>**

NOTE 1. In the default state (control input left open), QA is disabled and  $QB = \div 4$ .

NOTE 2. 0 = Low, MID =  $V_{CC}/2$ , 1 = High; X = either 0, MID or 1.

NOTE 3. 0 = Low, MID =  $V_{CC}/2$ , 1 = High; X = either 0, MID or 1.

NOTE 4. Unspecified EN, SEL1, SEL0 input logic states are reserved and should not be used.

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



NOTE 1. According to JEDEC/JESD 22-A114/22-C101.

## **Electrical Characteristics**

Table 4A. 3.3V Power Supply Characteristics,  $V_{CC} = V_{CCO-QA} = V_{CCO-QB} = 3.0V$  to 3.465V,  $T_A = -40^{\circ}C$  to 85°C



<span id="page-3-0"></span>NOTE 1. I<sub>CC</sub> includes output current.



## Table 4B. 2.5V Power Supply Characteristics,  $V_{CC} = V_{CCO_QA} = V_{CCO_QB} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to 85°C

<span id="page-4-0"></span>NOTE 1. I<sub>CC</sub> includes output current.

# $\bf$  Table 4C. Differential Characteristics, V<sub>CC</sub> = V<sub>CCO\_QA</sub> = 3.0V to 3.465V or 2.5V±5%, T<sub>A</sub> = -40°C to 85°C



<span id="page-4-1"></span>NOTE 1. QA, nQA Outputs terminated with  $50\Omega$  to  $V_{CC} - 2V$ .

<span id="page-4-2"></span>NOTE 2. Maximum voltage applied to a disabled (high-impedance) output is 3.465V.



## <span id="page-5-0"></span>Table 4D. Single-Ended Characteristics,  $V_{CC} = V_{CCO-QB} = 3.0V$  to 3.465V or 2.5V±5%, T<sub>A</sub> = -40°C to 85°C

<span id="page-5-1"></span>NOTE 1. Single-ended input: SEL1, SEL0, EN.

# **AC Electrical Characteristics**





NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 2. QA is terminated 50 $\Omega$  to V<sub>T</sub> = V<sub>CC</sub> - 2V, the QB load is terminated 50 $\Omega$  to V<sub>CC</sub>/2.

NOTE 3. For single-ended LVCMOS input applications, refer to the Applications section *Wiring the Differential Input Levels to Accept Single-ended Levels.*

NOTE 4.  $V_{IL}$  should not be less than -0.3V.  $V_{IH}$  should not be higher than  $V_{CC}$ .

NOTE 5. Common mode input voltage is defined as the crosspoint.

NOTE 6. This parameter is defined in accordance with JEDEC standard 65.

NOTE 7. Defined as skew between outputs at the same supply voltage and with equal load conditions.

NOTE 8. Input CLK driven by an ideal clock input signal.

NOTE 9. Crosspoint to crosspoint distortion.

# **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



**Offset from Carrier Frequency (Hz)**

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

The additive phase jitter for this device was measured using a Rhode & Schwarz SMA100 input source and an Agilent E5052 Phase noise analyzer.

# **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



**Offset from Carrier Frequency (Hz)**

# **Parameter Measurement Information**



**3.3 Core/3.3V LVPECL Output Load AC Test Circuit**



**3.3 Core/3.3V LVCMOS Output Load AC Test Circuit**



**Differential Input Level**



**2.5V Core/2.5V LVPECL Output Load AC Test Circuit**



**2.5V Core/2.5V LVCMOS Output Load AC Test Circuit**



**Single-Ended & Differential Output Voltage Swing**

# **Parameter Measurement Information, continued**





#### **LVPECL Propagation Delay**





**LVPECL Pulse Skew**



**Output Rise/Fall Time**

**Output Skew**

# **Applications Information**

## **3.3V LVPECL Clock Input Interface**

The CLK /nCLK accepts LVPECL, LVDS, CML and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *[Figure 1A](#page-12-0) to [Figure 1E](#page-12-1)* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



<span id="page-12-0"></span>**Figure 1A. CLK/nCLK Input Driven by a CML Driver**







**Figure 1C. CLK/nCLK Input Driven by a 3.3V LVDS Driver**



**Figure 1D. CLK/nCLK Input Driven by a Built-In Pullup CML Driver**



<span id="page-12-1"></span>**Figure 1E. CLK/nCLK Input Driven by a 3.3V LVPECL Driver with AC Couple**

## **2.5V LVPECL Clock Input Interface**

The CLK /nCLK accepts LVPECL, LVDS, CML and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *[Figure 2A](#page-13-1) to [Figure 2E](#page-13-0)* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



<span id="page-13-1"></span>**Figure 2A. CLK/nCLK Input Driven by a CML Driver**



**Figure 2B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver**



**Figure 2C. CLK/nCLK Input Driven by a 2.5V LVDS Driver**



**Figure 2D. CLK/nCLK Input Driven by a Built-In Pullup CML Driver**



<span id="page-13-0"></span>**Figure 2E. CLK/nCLK Input Driven by a 2.5V LVPECL Driver with AC Couple**

# **Wiring the Differential Input to Accept Single-ended LVPECL Levels**

*[Figure 3](#page-14-0)* shows an example of the differential input that can be wired to accept single-ended LVPECL levels. The reference voltage level V<sub>BB</sub> generated from the device is connected to the negative input. The C1 capacitor should be located as close as possible to the input pin.



<span id="page-14-0"></span>**Figure 3. Single-Ended LVPECL Signal Driving Differential Input**

## **Recommendations for Unused Input and Output Pins**

#### **Inputs:**

#### **LVCMOS Control Pins**

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.

#### **Outputs:**

#### **LVPECL Outputs**

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVCMOS Outputs**

The unused LVCMOS output can be left floating. There should be no trace attached.

## **VFQFPN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *[Figure 4](#page-15-0).* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.



<span id="page-15-0"></span>**Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *[Figure 5A](#page-16-0) and* [Figure 5B](#page-16-1) show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



<span id="page-16-1"></span>

<span id="page-16-0"></span>**Figure 5A. 3.3V LVPECL Output Termination Figure 5B. 3.3V LVPECL Output Termination**

## **Termination for 2.5V LVPECL Outputs**

[Figure 6A](#page-17-0) and [Figure 6B](#page-17-1) show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to  $V_{CCO}$  – 2V. For  $V_{CCO}$  = 2.5V, the  $V_{CCO}$  – 2V is very close to ground level. The R3 in [Figure 6B](#page-17-1) can be eliminated and the termination is shown in *[Figure 6C.](#page-17-2)*



<span id="page-17-0"></span>**Figure 6A. 2.5V LVPECL Driver Termination Example**



<span id="page-17-1"></span>**Figure 6B. 2.5V LVPECL Driver Termination Example**



<span id="page-17-2"></span>**Figure 6C. 2.5V LVPECL Driver Termination Example**

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8T73S1802. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the 8T73S1802 is the sum of the core power plus the power dissipated due to the load.

**Output Load:** LVPECL output load is 50 $\Omega$  to (V<sub>CCO QA</sub> – 2V) LVCMOS output load is 10pF

**Frequency:** LVPECL is 800MHz LVCMOS is 200MHz

The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

The maximum current at 85°C is as follows:

 $I_{EE$  MAX = 109mA

• Power\_<sub>MAX</sub> =  $V_{CCX}$  MAX<sup>\*</sup>  $I_{EE}$  MAX = 3.465V \* 109mA = 377.685mW

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

- Tj = Junction Temperature
- $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{lA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.378W \* 74.7°C/W = 113.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance  $\theta_{JA}$  for 16-Lead VFQFPN, **Forced Convection**



# **Reliability Information**

### Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 16-Lead VFQFPN



## **Transistor Count**

The transistor count for 8T73S1802 is: 1,255

# **Package Outline Drawings**

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

## **Order Information**

## <span id="page-20-0"></span>**Table 8. Ordering Information**



#### **Table 9. Pin 1 Orientation in Tape and Reel Packaging**



# Revision History



# 16-VFQFPN Package Outline Drawing ern<br>2010 Package Outline Drawing<br>3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad

NL/NLG16P2, PSC-4169-02, Rev 05, Page 1





# 16-VFQFPN Package Outline Drawing ern<br>2010 Package Outline Drawing<br>3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad

Package Outline Drawing<br>0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad<br>NL/NLG16P2, PSC-4169-02, Rev 05, Page 2



#### RECOMMENDED LAND PATTERN DIMENSION

#### NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
- 2. TOP DOWN VIEW-AS VIEWED ON PCB
- 3. LAND PATTERN RECOMMENDATION IS PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.