Description

The 8V19N490-24 is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, and LTE-A radio board implementations. The device supports JESD204B subclass 0 and 1 clocks.

A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency.

The device supports the clock generation of high-frequency clocks from the selected VCO and low-frequency synchronization signals (SYSREF). SYSREF signals are internally synchronized to the clock signals. Delay functions exist for achieving alignment and controlled phase delay between system reference and clock signals and to align/delay individual output signals. The four redundant inputs are monitored for activity. Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for flexibility.

The device is configured through a 3-wire SPI interface and reports lock and signal loss status in internal registers and via a lock detect (LOCK) output. Internal status bit changes can also be reported via the nINT output. The 8V19N490-24 is ideal for driving converter circuits in wireless infrastructure, radar/imaging, and instrumentation/medical applications. The device is a member of the high-performance clock family from IDT.

Typical Applications

- Wireless infrastructure applications: GSM, WCDMA, LTE, LTE-A
- Ideal clock driver for jitter-sensitive ADC and DAC circuits
- Low-phase noise clock generation
- Ethernet line cards
- Radar and imaging
- Instrumentation and medical

Features

- High-performance clock RF-PLL with support for JESD204B
- Optimized for low-phase noise: -150dBc/Hz (800kHz offset; 245.76MHz clock)
- Integrated phase noise of 80fs RMS typical (12kHz–20MHz)
- Dual-PLL architecture
- First PLL stage with external VCXO for clock jitter attenuation
- Second PLL with internal FemtoClock NG PLL: 2457.6MHz
- Six output channels with a total of 19 outputs, organized in:
  — Four JESD204B channels (device clock and SYSREF output) with two, four and six outputs
  — One clock channel with two outputs
  — One VCXO output
- Configurable integer clock frequency dividers
- Supported clock output frequencies include: 2457.6, 1228.8, 614.4, 491.52, 307.2, 153.6, and 122.88MHz
- Low-power LVPECL/LVDS outputs support configurable signal amplitude, DC and AC coupling and LVPECL, LVDS line terminations techniques
- Phase delay circuits:
  — Clock phase delay with 256 steps of 407ps and a range of 0 to 103.760ns
  — Individual SYSREF phase delay with 8 steps of 203ps
  — Additional individual SYSREF fine phase delay with 25ps steps
  — Global SYSREF signal delay with 256 steps of 407ps and a range of 0 to 103.760ns
- Redundant input clock architecture with four inputs, including:
  — Input activity monitoring
  — Manual and automatic, fault-triggered clock selection modes
  — Priority controlled clock selection
  — Digital holdover and hitless switching
  — Differential inputs accept LVDS and LVPECL signals
- SYSREF generation modes include internal and external trigger mode for JESD204B
- Supply voltage: 3.3V
- SPI and control I/O voltage: 1.8V/3.3V (selectable)
- Package: 11 × 11mm 100-CABGA
- Temperature range: -40°C to +85°C

Block Diagram

Figure 1. Block Diagram (f_{VCO} = 2457.6MHz)

Ball Map

Figure 2. Ball Map for 11 × 11 × 1.2mm 100-CABGA Package with 1mm Ball Pitch (Bottom View)

	10	9	8	7	6	5	4	3	2	1
A	nQCLK_A0	QCLK_A0	GND	OSC	LFV	QREF_B0	nQREF_B0	VDD_QCLKB	QCLK_B0	nQCLK_B0
B	nQCLK_A1	QCLK_A1	VDD_OSC	nOSC	VDD_CP	QREF B1	nQREF B1	VDD_QREFB	QCLK_B1	nQCLK_B1
C	nQCLK_A2	QCLK_A2	nINT	QOSC	GND	SELSV	VDD_QREFD	GND	GND	GND
D	VDD_QCLKA	VDD_QREFA	GND	nQOSC	GND	QREF_D	nQREF_D	VDD_QCLKD	QCLK_D	nQCLK_D
E	nQREF_A2	QREF_A2	SDAT	GND	GND	SCLK	nCS	VDD_SPI	GND	GND
F	nQREF_A1	QREF_A1	RES_CAL	CLK0	CLK1	CLK2	CLK3	EXT_SYS	QREF_C0	nQREF_C0
G	nQREF_A0	QREF_A0	LOCK	nCLK0	nCLK1	nCLK2	nCLK3	VDD_INP	QREF_C1	nQREF_C1
H	GND	GND	GND	VDD_SYNC	GND	GND	GND	GND	VDD_QREFC	VDD_QCLKC
J	nQCLK_E1	QCLK_E1	GND	GND	GND	CR0	VDD_LCV	GND	QCLK_C0	nQCLK_C0
K	nQCLK_E0	QCLK_E0	VDD_QCLKE	VDD_CPF	LFF	LFFR	VDD_LCF	GND	QCLK C1	nQCLK_C1

Pin Descriptions

Table 1. Pin Descriptions [a]

Ball	Name	Type[b]	Description
F7	CLK_0	Input (PD)	Device clock 0 inverting and non-inverting differential clock input. Inverting input is biased to V_{DD_V} /2 by default when left floating. Compatible with LVPECL, LVDS and LVCMOS signals.
G7	nCLK_0	Input PD/PU	
F6	CLK_1	Input (PD)	Device clock 1 inverting and non-inverting differential clock input. Inverting input is biased to V_{DD_V} /2 by default when left floating. Compatible with LVPECL, LVDS and LVCMOS signals.
G6	nCLK_1	Input PD/PU	

Table 1. Pin Descriptions (Cont.)[a]

Ball	Name	Type[b]	Description
F5	CLK_2	Input (PD)	Device clock 2 inverting and non-inverting differential clock input. Inverting input is biased to V_{DD_V} /2 by default when left floating. Compatible with LVPECL, LVDS and LVCMOS signals.
G5	nCLK_2	Input PD/PU	
F4	CLK_3	Input (PD)	Device clock 3 inverting and non-inverting differential clock input. Inverting input is biased to V_{DD_V} /2 by default when left floating. Compatible with LVPECL, LVDS and LVCMOS signals.
G4	nCLK_3	Input PD/PU	
A9, A10	QCLK_A0, nQCLK_A0	Output	Differential clock output A0 (Channel A). Configurable LVPECL/LVDS style and amplitude.
B9, B10	QCLK_A1, nQCLK_A1	Output	Differential clock output A1 (Channel A). Configurable LVPECL/LVDS style and amplitude.
C9, C10	QCLK_A2, nQCLK_A2	Output	Differential clock output A2 (Channel A). Configurable LVPECL/LVDS style and amplitude.
G9, G10	QREF_A0, nQREF_A0	Output	Differential SYSREF/clock output REF_A0 (Channel A). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
F9, F10	QREF_A1, nQREF_A1	Output	Differential SYSREF/clock output REF_A1 (Channel A). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
E9, E10	QREF_A2, nQREF_A2	Output	Differential SYSREF/clock output REF_A2 (Channel A). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
A2, A1	QCLK_B0, nQCLK_B0	Output	Differential clock output B0 (Channel B). Configurable LVPECL/LVDS style and amplitude.
B2, B1	QCLK_B1, nQCLK_B1	Output	Differential clock output B1 (Channel B). Configurable LVPECL/LVDS style and amplitude.
A5, A4	QREF_B0, nQREF_B0	Output	Differential SYSREF/clock output REF_B0 (Channel B). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
B5, B4	QREF_B1, nQREF_B1	Output	Differential SYSREF/clock output REF_B1 (Channel B). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
J2, J1	QCLK_C0, nQCLK_C0	Output	Differential clock output C0 (Channel C). Configurable LVPECL/LVDS style and amplitude.
K2, K1	QCLK_C1, nQCLK_C1	Output	Differential clock output C1 (Channel C). Configurable LVPECL/LVDS style and amplitude.
F2, F1	QREF_C0, nQREF_C0	Output	Differential SYSREF/clock output REF_C0 (Channel C). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
G2, G1	QREF_C1, nQREF_C1	Output	Differential SYSREF/clock output REF_C1 (Channel C). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.
D2, D1	QCLK_D, nQCLK_D	Output	Differential clock output D (Channel D). Configurable LVPECL/LVDS style and amplitude.
D5, D4	QREF_D, nQREF_D	Output	Differential SYSREF/clock output REF_D (Channel D). LVDS style for SYSREF operation, configurable LVPECL/LVDS style and amplitude for clock operation.

Table 1. Pin Descriptions (Cont.)[a]

Ball	Name	Type[b]	Description
K9, K10	QCLK_E0, nQCLK_E0	Output	Differential clock output E0. Configurable LVPECL/LVDS style and amplitude.
J9, J10	QCLK_E1, nQCLK_E1	Output	Differential clock output E1. Configurable LVPECL/LVDS style and amplitude.
C7, D7	QOSC, nQOSC	Output	Differential VCXO-PLL clock outputs. Configurable LVPECL/LVDS style and amplitude.
C8	nINT	Output	Status output pin for signaling internal changed conditions. Selectable 1.8/3.3V LVCMOS interface levels.
G8	LOCK	Output	PLL lock detect status output for both PLLs. Selectable 1.8/3.3V LVCMOS interface levels.
F3	EXT_SYS	Input (PD)	External SYSREF pulse trigger input. Selectable 1.8V/3.3V LVCMOS interface levels.
E8	SDAT	Input/Output (PU)	Serial Control Port SPI Mode Data Input and Output. Selectable 1.8V/3.3V LVCMOS interface levels. 3.3V tolerant when set to 1.8V and set to input.
E5	SCLK	Input (PD)	Serial Control Port SPI Mode Clock Input. Selectable 1.8V/3.3V LVCMOS interface levels. 3.3V tolerant when set to 1.8V.
E4	nCS	Input (PU)	Serial Control Port SPI Chip Select Input. Selectable 1.8V/3.3V LVCMOS interface levels. 3.3V tolerant when set to 1.8V.
C5	SELSV	Input (PD)	SPI interface voltage select. 3.3V LVCMOS interface levels. For control input and SPI interface voltage selection (see Table 25).
J5	CR0	Analog	Internal VCO regulator bypass capacitor. Use a 4.7 µF capacitor between the CR0 and the VDD_LCF (K4) terminals.
A6	LFV	Output	VCXO-PLL charge pump output. Connect to the loop filter for the external VCXO.
A7	OSC	Input (PD)	VCXO non-inverting and inverting differential clock input. Inverting input is biased to V_{DD_V} /2 by default when left floating. Compatible with LVPECL, LVDS and LVCMOS signals.
B7	nOSC	Input PD/PU	
K6	LFF	Output	Loop filter/charge pump output for the FemtoClock NG NG PLL. Connect to the external loop filter.
K5	LFFR	Analog	Ground return path pin for the VCO loop filter.
F8	RES_CAL	Analog	Connect a 2.8 kΩ (1%) resistor to GND for output current calibration.
A8, C1, C2, C3, C6, D6, D8, E1, E2, E6, E7, H3, H4, H5, H6, H8, H9, H10, J3, J6, J7, J8, K3	GND	Power	Ground supply voltage (GND) and ground return path. Connect to board GND (0V).
D10	VDD_QCLKA	Power	Positive supply voltage (3.3V) for the QCLK_A[2:0] outputs.

Table 1. Pin Descriptions (Cont.)[a]

Ball	Name	Type[b]	Description
D9	VDD_QREFA	Power	Positive supply voltage (3.3V) for the QREF_A[2:0] outputs.
A3	VDD_QCLKB	Power	Positive supply voltage (3.3V) for the QCLK_B[2:0] outputs.
B3	VDD_QREFB	Power	Positive supply voltage (3.3V) for the QREF_B[2:0] outputs.
H1	VDD_QCLKC	Power	Positive supply voltage (3.3V) for the QCLK_C[1:0] outputs.
H2	VDD_QREFC	Power	Positive supply voltage (3.3V) for the QREF_C[1:0] outputs.
D3	VDD_QCLKD	Power	Positive supply voltage (3.3V) for the QCLK_D outputs.
C4	VDD_QREFD	Power	Positive supply voltage (3.3V) for the QREF_D outputs.
K8	VDD_QCLKE	Power	Positive supply voltage (3.3V) for the QCLK_E[1:0] outputs.
E3	VDD_SPI	Power	Positive supply voltage (3.3V) for the SPI interface.
G3	VDD_INP	Power	Positive supply voltage (3.3V) for the differential inputs (CLK0 to CLK3).
J4	VDD_LCV	Power	Positive supply voltage (3.3V).
K4	VDD_LCF	Power	Positive supply voltage (3.3V).
K7	VDD_CPF	Power	Positive supply voltage (3.3V) for internal FemtoClock NG circuits.
B8	VDD_OSC	Power	Positive supply voltage (3.3V) for OSC, nOSC input and QOSC, nQOSC output.
B6	VDD_CP	Power	Positive supply voltage (3.3V) for internal VCXO_PLL circuits.
H7	VDD_SYNC	Power	Positive supply voltage (3.3V).

[a] For essential information on power supply filtering, see Power Supply Design and Recommend Application Schematics.

[b] Pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. For values, see Table 44.

Principles of Operation

Overview

The 8V19N490-24 generates low-phase noise, synchronized clock and SYSREF output signals locked to an input reference frequency. The device contains two PLLs with configurable frequency dividers. The first PLL (VCXO-PLL, suffix V) uses an external VCXO as the oscillator and provides jitter attenuation. The external loop filter is used to set the VCXO-PLL bandwidth frequency in conjunction with internal parameters. The second, low-phase noise PLL (FemtoClock NG, suffix F) multiplies the VCXO-PL1L frequency to 2457.6MHz. The FemtoClock NG PLL is completely internal and provides a central timing reference point for all output signals. From this point, fully synchronous dividers generate the output frequencies and the internal timing references for JESD204B support.

The device supports the generation of SYSREF pulses m synchronous to the clock signals. There are five channels consisting of clock and/or SYSREF outputs. The clock outputs are configurable with support for LVPECL or LVDS formats and a variable output amplitude. Clock and SYSREF offer adjustable phase delay functionality. Individual outputs and channels and unused circuit blocks support powered-down states for operating at lower power consumption. The register map, accessible through SPI interface with read-back capability controls the main device settings and delivers device status information. For redundancy purpose, there are two selectable reference frequency inputs and a configurable switch logic with priority-controlled auto-selection and holdover support.

Phase-Locked Loop Operation

Frequency Generation

Table 2 displays the available frequency dividers for clock generation. The dividers must be set by the user to match input, VCXO and VCO frequency, and to achieve frequency and phase lock on both PLLs. The frequency of the external VCXO is selected by the user; the internal VCO frequency is set to 2457.6MHz. Example divider configurations for typical wireless infrastructure applications are shown in Table 3.

Table 2. PLL Operation and Divider Values

Divider	Range	Operation for f_{VCO} = 2457.6MHz		
		Jitter Attenuation, Dual-PLL with Deterministic Input-to-Output Delay (BYPV = 0, BYPF = 1)	Jitter Attenuation, Dual-PLL (BYPV = 0, BYPF = 0)	Frequency Synthesis (VCXO-PLL Bypassed, BYPV = 1)
VCXO-PLL Pre-Divider P_V	÷1…÷4095:(12 bit)	Input clock frequency: $f_{CLK} = P_V \times \dfrac{f_{VCXO}}{P_F} \times \dfrac{M_F}{M_{V0} \times M_{V1}}$	Input clock frequency: $f_{CLK} = f_{VCXO} \times \dfrac{P_V}{M_{V0}}$ M_{V1} setting is not applicable to PLL operation.	Input clock frequency: $f_{CLK} = f_{VCO} \times \dfrac{P_V \times P_F}{M_F}$ M_{V0} and M_{V1} settings are not applicable to the PLL operation. P_F: Set P_F to 0.5 in above equation if the frequency doubler is engaged by setting FDF = 1.
VCXO-PLL Feedback Divider M_{V0}	÷1…÷4095: (12 bit)			
PLL Feedback Divider[a] M_{V1}	÷4…÷511: (9 bit)			
FemtoClock NG Pre-Divider P_F	÷1…÷63: (6 bit)	VCXO frequency: $f_{VCXO} = f_{VCO} \times \dfrac{P_F}{M_F}$ P_F: Set P_F to 0.5 in above equation if the frequency doubler is engaged by setting FDF = 1.		
FemtoClock NG Feedback Dividers M_F	÷8 …÷511: (9 bit)			
Output Divider Nx (x = A, B, C, D, E)	÷1…÷160	Output frequency: $f_{OUT} = \dfrac{f_{VCO}}{N_X}$		
SYSREF Divider[b] N_S	÷16…÷5120: $\{2, 4\} \times \{2, 4, 8, 16\} \times \{2, 4, 8, 16\} \times \{2, 3, 4, 5\}$	SYSREF frequency/rate: $f_{SYSREF} = \dfrac{f_{VCO}}{N_S}$		

[a] For input monitoring, configure M_{V1} as described in Monitoring and LOS of Input Signal.

[b] For SYSREF operation, configure SYNC[6:0] as described in Synchronizing SYSREF and Clock Output Dividers.

VCXO-PLL

The prescaler P_V and the VCXO-PLLs feedback divider M_{V0} and M_{V1} require configuration to match the input frequency to the VCXO-frequency. The BYPF setting allows to route the VCXO-PLLs feedback path through the M_{V0} divider. Alternatively, the feedback path is routed through the second PLL and both the M_{V0} and M_{V1} feedback divider. M_{V0} has a divider value range of 12 bit; M_{V1} has 9 bit. The feedback path through the second PLL, in combination with the divider setting $P_F = \div 1$, is the preferred setting for achieving deterministic delay from the clock input to the outputs.

Multiple divider settings are available to enable support for input frequencies of e.g., 245.76MHz, 122.88MHz, 61.44MHz and 30.72MHz and the VCXO-frequencies of 122.88MHz, 61.44MHz, 38.4MHz, 30.72MHz, and 245.76MHz. In addition, the range of available input and feedback dividers allows to adjust the phase detector frequency independent of the input and VCXO frequencies. In general, the phase detector may be set into the range from 120kHz to the input reference frequency. The VCXO-PLL charge pump current is controllable via registers and can be set in 50µA steps from 50µA to 1.6mA. The VCXO-PLL may be bypassed: the FemtoClock NG PLL locks to the pre-divider input frequency.

Table 3. Example Configurations for f_{VCXO} = 122.88MHz[a]

Input Frequency (MHz)	VCXO-PLL Divider Settings		f_{PFD} (MHz)
	P_V	M_{V0}	
245.76	2	1	122.88
	32	16	7.68
	256	128	0.96
	2048	1024	0.12
122.88	1	1	122.88
	16	16	7.68
	128	128	0.96
	1024	1024	0.12

[a] BYPF = 0.

Table 4. Example Configurations for f_{VCXO} = 38.4MHz[a]

Input Frequency (MHz)	VCXO- PLL Divider Settings		f_{PFD} (MHz)
	P_V	M_{V0}	
245.76	32	5	7.68
	128	20	1.92
	512	80	0.48
	2048	320	0.12
122.88	16	5	7.68
	64	20	1.92
	256	80	0.48
	1048	320	0.12

[a] BYPF = 0.

Table 5. VCXO-PLL Bypass Settings

BYPV	Operation
0	VCXO-PLL operation.
1	VCXO-PLL bypassed and disabled. The reference clock for the FemtoClock NG PLL is the input clock divided by the pre-divider P_V. The input clock selection must be set to manual by the user. Clock switching and holdover are not defined. The device will not attenuate input jitter. No external VCXO component and loop filter required.

Table 6. PLL Feedback Path Settings

BYPF	Operation[a]
0	VCXO-PLL feedback path through the M_{V0} divider. FemtoClock NG feedback path uses the M_F divider.
1	VCXO-PLL feedback path through the $M_{V1} \times M_{V0}$ dividers. FemtoClock NG feedback path uses the M_F divider. Preferred setting for achieving deterministic delay from input to the outputs.

[a] Regardless of the selected internal feedback path, the M_{V1} divider should be set to match its internal output frequency to the input reference frequency: the M_{V1} output signal is the internal reference for input loss-of-signal detect.

FemtoClock NG PLL

This PLL locks to the output signal of the VCXO-PLL (BYPV = 0). It requires configuration of the frequency doubler FDF or the pre-divider P_F and the feedback divider M_F to match the VCXO-PLL frequency to the VCO frequency of 2457.6MHz. This PLL is internally configured to high-bandwidth. Best phase noise is typically achieved by engaging the internal frequency doubler (FDF = 1). If engaged, the signal from the first PLL stage is doubled in frequency, increasing the phase detector frequency of the FemtoClock NG PLL. Enabling the frequency doubler disables the frequency pre-divider P_F. If the frequency doubler is not used (FDF = 0), the P_F pre-divider has to be configured. Typically P_F is set to ÷1 to keep the phase detector frequency as high as possible. Set P_F to other divider values to achieve specific frequency ratios (1 to 19.2, 1 to 76.8, etc.) between first and second PLL stage.

Table 7. Frequency Doubler

FDF	Operation
0	Frequency doubler off. P_F divides clock signal from VCXO-PLL or input (in bypass).
1	Frequency doubler on. Signal from VCXO-PLL or input (in bypass) is doubled in frequency. P_F divider has no effect.

Table 8. Example PLL Configurations

| VCXO-Frequency (MHz) | FemtoClock NG Divider Settings | | | | Output Frequency (MHz) |
	FDF	P_F	M_F	Nx[a]	
122.88	x2	–	10	1 2 4 5 8 10 16 20	2457.6 1228.8 614.4 491.52 307.6 245.76 153.6 122.88
122.88	–	1	20	1 2 4 5 8 10 16 20	2457.6 1228.8 614.4 491.52 307.6 245.76 153.6 122.88

[a] x = A to E.

Channel Frequency Divider

The device supports five independent channels A to E. Each channel has a frequency divider Nx (x = A to E) that divides the VCO frequency to the output frequency. Each divider be individually set to a value in the range of ÷1 to ÷160. For typical divider values (see Table 9). For the complete set of supported divider values (see Table 28).

Table 9. Integer Frequency Divider Settings

| Channel Divider Nx[a] | Output Clock Frequency (MHz) |
	f_{VCO} = 2457.6 (MHz)
÷1	2457.6
÷2	1228.8
÷4	614.4
÷5	491.52
÷8	307.2
÷10	245.76
÷16	153.6
÷20	122.88
÷30	81.92
÷32	76.8
÷40	61.44
÷50	49.152
÷60	40.96
÷64	38.4

Table 9. Integer Frequency Divider Settings (Cont.)

Channel Divider Nx[a]	Output Clock Frequency (MHz)
	f_{VCO} = 2457.6 (MHz)
÷80	30.72
÷100	24.576
÷120	20.48
÷128	19.2
÷160	15.36

[a] x = A to E.

Redundant Inputs

The four inputs are compatible with LVDS and LVPECL signal formats, and also support single-ended LVCMOS signals. For applicable input interface circuits, see Application Information.

Monitoring and LOS of Input Signal

The four inputs of the device are individually monitored for activity. Inactivity is defined by a static input signal.

The clock input monitors compare the device input frequency (f_{CLK}) to the frequency of the VCO divided by M_{V1} (regardless of the internal feedback path using or not using M_{V1}). A clock input is declared invalid with the corresponding LOS (Loss-of-input signal) indicator bit set after three consecutive missing clock edges. For correct operation of the LOS detect circuit, M_{V1} must be powered on by setting PD_MV1 = 0. The M_{V1} divider must be set so that the LOS detect reference frequency matches the input frequency. For instance, if the input frequency is 245.76MHz, M_{V1} should be set to ÷10: The VCO frequency of 2457.6MHz divided by 10 equals the input frequency of 245.76MHz. For an input frequency of 122.88MHz, set M_{V1} to ÷20. Failure to set M_{V1} to match the input frequency will result in added latency to the LOS circuit (if, $f_{VCO} \div M_{V1} < f_{CLK}$) or false LOS indication (if, $f_{VCO} \div M_{V1} > f_{CLK}$). The minimum frequency that the circuit can monitor is: $f_{VCO} / M_{V1(MAX)}$ = 4.81MHz. In applications with a lower input frequency than 4.81MHz, disable the monitor to trigger the status flags by setting BLOCK_LOR = 1.

If differential input signals are applied, the input will also detect an LOS condition in case of a zero differential input voltage.

Input Re-Validation

A clock input is declared valid and the corresponding LOS status bit is reset after the clock input signal returns for user-configurable number of consecutive input periods. This re-validation of the selected input clock is controlled by the CNTV setting (verification pulse counter).

Clock Selection

The device supports four input selection modes: manual, short-term holdover, and two automatic switch modes. The modes are described in the following table.

Table 10. Clock Selection Settings

Mode	Description	Application
Manual nM/A[1:0] = 00	Input selection follows user configuration of SEL[1:0]. Selection is *never* changed by the internal state machine. A failing reference clock will cause an LOS event and the PLL will unlock if the failing clock is selected. Re-validation of the selected input clock will result in the PLL to re-lock on that input clock.	Startup and external selection control
Automatic nM/A[1:0] = 01	Input selection follows LOS status by user preset input switch priorities. A failing input clock will cause an LOS event for that clock input. If the selected clock has an LOS event, the device will immediately initiate a clock fail-over switch. The switch target is determined by pre-set input priorities. No valid clock scenario: If no valid input clocks exist, the device will not attempt to switch and will not enter the holdover state. The PLL is not locked. Re-validation of any input clock that is not the selected clock will result in the PLL to attempt to lock on that input clock. For additional information see, Revertive Switching.	Multiple inputs with qualified clock signals
Shot-term Holdover nM/A[1:0] = 10	Input selection follows user-configuration of SEL[1:0]. Selection is never changed by the internal state machine. A failing reference clock will cause an LOS event. If the selected reference fails, the device will enter holdover *immediately*. Re-validation of the selected input clock is controlled by the CNTV setting. A successful re-validation will result in the PLL to re-lock on that input clock. For additional information see, Short-Term Holdover.	Single reference
Automatic with Holdover nM/A[1:0] = 11	Input selection follows LOS status by user preset input priorities. Each failing input clock will cause an LOS event for that clock input. If the *selected* clock detects an LOS event, the device will go into holdover and the hold-off down-counter (CNTH) starts. The device initiates a clock fail-over switch *after* expiration of the hold-off counter. The switch target is determined by the preset input priorities. *No valid clock scenario:* If no valid input clocks exist, the device will not attempt to switch and will remain in the holdover state. Re-validation of any input clock will result in the PLL to attempt to lock on that input clock. For additional information see, Automatic with Holdover (nM/A[1:0] = 11), and Revertive Switching.	Multiple inputs

Holdover

In holdover state, the output frequency and phase is derived from an internal, digital value based on previous frequency and phase information. Holdover characteristics are defined in Table 51.

Input Priorities

Configurable settings encompass four selectable priorities with the range 0 (lowest priority) to 3 (highest priority). The user can change the input priorities at any time. In the automatic switch modes, input priority changes may cause immediate input selection changes.

Hold-off Counter

A configurable down-counter applicable to the "Automatic with holdover" selection mode. The purpose of this counter is a deferred, user-configurable, input switch after an LOS event. The hold-off counter is triggered by a transition of ST_REF upon detection of an LOS event. The counter expires when a zero-transition occurs; this triggers a new reference clock selection. The counter is clocked by the frequency-divided VCXO-PLL signal. The CNTR setting determines the hold-off counter frequency divider and the CNTH setting the start value of the hold-off counter. For instance, set CNTR to a value of ÷131072 to achieve 937.5Hz (or a period of 1.066ms at f_{VCXO} = 122.88MHz): the 8-bit CNTH counter is clocked by 937.5Hz and the user configurable hold-off period range is 0ms (CNTH = 0x00) to 272ms (CNTH = 0xFF). After the counter expires, it reloads automatically from the CNTH SPI register. After the LOS status bit (LS_CLK_n) for the corresponding input CLK_n has been cleared by the user, the input is enabled for generating a new LOS event.

The CNTR counter is only clocked if the device is configured in the clock selection mode, *Automatic with holdover*, and the selected reference clock experiences an LOS event. Otherwise, the counter is automatically disabled (not clocked).

Revertive Switching

Revertive switching is applicable only to the two automatic switch modes shown in Table 10. When revertive switching is enabled, re-validation of any non-selected input clock(s) will cause a new input selection according to the user-preset input priorities (revertive switch). An input switch is only done if the re-validated input has a higher priority than the currently selected reference clock.

When revertive switching is disabled, re-validation of a non-selected input clock has no impact on the clock selection. Default setting is revertive switching disabled.

Short-Term Holdover

If an LOS event is detected on the reference clock designated by the SEL[1:0] bits:

1. Holdover begins immediately.
2. ST_REF, LS_REF go low immediately.
3. No transitions will occur of the active REF clock; ST_SEL[1:0] does not change.
4. The hold-off countdown is not active.

When the designated reference clock resumes and has met the programmed validation count of consecutive rising edges:

1. Holdover turns off.
2. ST_SEL[1:0] does not change.
3. ST_REF returns to 1.

LS_REF can be cleared by an SPI write of 1 to that register.

Automatic with Holdover (nM/A[1:0] = 11)

If an LOS event is detected on the active reference clock:

1. Holdover begins immediately.
2. Corresponding ST_REF and LS_REF go low immediately.
3. Hold-off countdown begins immediately.

During this time, all clocks continue to be monitored and their respective ST_CLK, LS_CLK flags are active. LOS events will be indicated on ST_CLK, LS_CLK when they occur.

If the active reference clock resumes and is validated during the hold-off countdown:

1. Its ST_CLK status flag will return high and the LS_CLK is available to be cleared by an SPI write of 1 to that register bit.
2. No transitions will occur of the active REF clock; ST_SEL[1:0] does not change. LS_REF can be cleared by an SPI write of 1 to that register.
3. Revertive bit has no effect during this time (whether 0 or 1).

When the hold-off countdown reaches zero.

If the active reference has resumed and has been validated during the countdown, it will maintain being the active reference clock:

1. ST_SEL1:0 does not change.
2. ST_REF returns to 1.
3. LS_REF can be cleared by an SPI write of 1 to that register.
4. Holdover turns off and the VCXO-PLL attempts to lock to the active reference clock

If the active reference has not resumed, but another (sorted by next priority) clock input CLK_n is validated, then:

1. ST_SEL1:0 changes to the new active reference.
2. ST_REF returns to 1.
3. LS_REF can be cleared by an SPI write of 1 to that register.
4. Holdover turns off.

If there is no validated CLK:

1. ST_SEL1:0 does not change.
2. ST_REF remains low.
3. LS_REF cannot be cleared by an SPI write of 1 to that register.
4. Holdover remains active.

Revertive capability returns if REVS = 1.

VCXO-PLL Lock Detect (LOLV)

The VCXO-PLL lock detect circuit uses the signal phase difference at the phase detector as loss-of-lock criteria. Loss-of-lock is reported if the actual phase difference is larger than a configurable phase window set by the Φ_{MV0} and Φ_{PV} configuration bits. Configuration of the width window allows for a application-specific loss-of-lock reporting. A loss-of-lock state is reported through the nST_LOLV and nLS_LOLV status bit (see Table 22).

Loss-of-Lock Window Description

The selected clock input signal is the reference signal (CLK) for lock detection. The rising edge of CLK defines the reference point t_0. Φ_{PV} configures the start of the lock window t_B (which occurs before t_0) and Φ_{MV0} configures the end of the window t_E (which occurs after t_0). The width of the lock window is defined by $t_E - t_B$. The VCXO-PLL declares lock when the rising edge of the feedback signal (FB) is within this window, otherwise the PLL reports loss-of-lock.

Figure 3. Lock Detect Window

Table 11. t_B and t_E Calculation

Operation	Jitter Attenuation, Dual-PLL with deterministic Input-to-Output Delay (BYPV = 0, BYPF = 1)	Jitter Attenuation, Dual-PLL (BYPV = 0, BYPF = 0)
t_B	$$t_B = -\frac{2^{\Phi PV} - 1}{f_{CLK}}$$	
t_E	$$t_E = \frac{(2^{\Phi MV0} - 1) \times M_{V1}}{f_{VCO}}$$	$$t_E = \frac{2^{\Phi MV0} - 1}{f_{VCXO}}$$

Figure 3 shows that Φ_{PV} configures the begin and ΦM_{V0} the end of the window in integer multiples of PLL input and feedback periods. Both Φ_{PV} and Φ_{MV0} use three configuration bits with valid settings from 010 to 111 (2 to 7, decimal). This range allows configuring both t_B and t_E from 3 to 127 periods of the input signal (T_{IN}) and the feedback signal (T_{FB}), respectively, is implied.

Loss-of-Lock Window Configuration Example

With given P_V, M_{V0}, and M_{V1} divider values, select the corresponding Φ_{PV} and Φ_{MV0} settings from Table 12 and apply the Φ_{PV} and Φ_{MV0} values to the $\Phi PV[1:0]$ and $\Phi MV0[1:0]$ registers. Table 12 shows the lock window calculation formulas. For instance, if an input frequency of 245.76MHz and a P_V divider of 128 is desired, set $\Phi PV[1:0]$ to a binary value of 100 (decimal 4). This results in t_B = -61.035ns (15 periods of 4.069ns). With a VCXO-PLL (BYPF = 0) and a VCXO frequency of 122.88MHz and M_{V0} = 64, select 011 (decimal 3) resulting in t_E = 56.96ns (7 periods of 8.138ns) and an overall lock detect window of $t_E - t_B$ = 56.96ns + 61.035ns = 118.001ns. The user may select a smaller lock detect window. For instance, a P_V divider of 128 allows to set $\Phi PV[1:0]$ to 010, 011 or 100 (decimal 2 to 4). Correspondingly, a M_{V0} divider of 64 allows $\Phi MV0[1:0]$ settings from 010 to 011 (decimal 2 to 3). With smaller settings, the lock detect window size is reduced exponentially.

$\Phi PV[1:0]$ = 000 will set t_B to 0.5 $\times$ T_{REF}, and $\Phi PV[1:0]$ = 001 will set t_B to 1.5 $\times$ T_{REF}.
$\Phi MV0[1:0]$ = 000 will set t_E to 0.5 $\times$ T_{REF}, and $\Phi MV0[1:0]$ = 001 will set t_E to 1.5 $\times$ T_{REF}.

Table 12. Recommended Lock Detector Phase Window Settings

P_V Divider Value	$\Phi PV[1:0]$ Setting	M_{V0} Divider Value	$\Phi MV0[1:0]$ Setting
1–31	N/A	1–31	N/A
32–63	010	32–63	010
64–127	≤011	64–127	≤011
128–255	≤100	128–255	≤100
256–511	≤101	256–511	≤101
512–1023	≤110	512–1023	≤110
1024 and higher	≤111	1024 and higher	≤111

FemtoClock NG Loss-of-Lock (LOLF)

FemtoClock NG-PLL loss-of-lock is signaled through the nST_LOLF (momentary) and nLS_LOLF (sticky, resettable) status bits and can reported as hardware signal on the LOCK output as well as an interrupt signal on the nINT output.

Channel, Output, and JESD204B Logic

Channel

Each of the four channels, A to D, consists of one to three clock outputs, and one associated to three SYSREF outputs. Each SYSREF output in a channel can be individually configured to generate JESD204B (SYSREF) signals or copy the clock signal of that channel. The fifth channel (E) consists of two clock outputs without SYSREF support in that channel.

If JESD204B/SYSREF operation is assigned to a QREF output, the channel logic controls the outputs: outputs automatically turn on and off in a SYSREF sequence. QREF outputs configured to clock operation can have individually configured output states.

Table 13. Channel Configuration[a]

MUX_r	0	1
Description	Clock Configuration	JESD204B
QCLK_y	Clock signal	Clock signal
QREF_r		SYSREF/JESD204B
Frequency Divider	QCLK_y and QREF_r: N$_x$	QCLK_y: N$_x$ QREF_r: N$_S$ (Global to all QREF_r)
Phase Delay	QCLK_y and QREF_r: Φ_{CLK_x} Φ_{REF_r} settings do not apply	QCLK_y: Φ_{CLK_x} QREF_r: Φ_{REF_r}
Power-down	Per output	Per channel
Output Enable	Per output	Per output

[a] x = A to E
y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;
r = A0, A1, A2, B0, B1, C0, C1, D.

Differential Outputs

Table 14. Output Features

Output	Style	Amplitude[a]	Disable	Power-down	Termination
QCLK_y, QREF_r (Clock)	LVPECL	250-1000mV 4 steps	Yes	Yes	50Ω to V_T
	LVDS				100Ω differential[b]
QREF_r (SYSREF)	LVDS	500mV A[1:0] = 01	Controlled by SYSREF[c]		100Ω differential[b]
QOSC	LVPECL	250–750mV 3 steps	Yes	Yes	50Ω to V_T
	LVDS				100Ω differential[b]

[a] Amplitudes are measured single-endedly. Differential amplitudes supported are 500mV, 1000mV, 1500mV and 2000mV.

[b] AC coupling and DC coupling supported.

[c] State of SYSREF outputs is controlled by an internal SYSREF state machine.

Table 15. Individual Clock Output Settings[a]

PD[b]	STYLE	EN[c]	A[1:0][d]	Output Power	Termination	State	Amplitude (mV)
1	X	X	X	Off	100Ω differential or no termination	Off	X
0	0	0	XX	On	100Ω differential (LVDS)	Disable (logic low)	X
		1	00			Enable	250
			01				500
			10				750
			11				1000
	1	0	XX		50Ω to V_T (LVPECL)	Enable	X
		1	00		50Ω to V_T = V_{DD_V} − 1.50V (LVPECL)		250
			01		50Ω to V_T = V_{DD_V} − 1.75V (LVPECL)		500
			10		50Ω to V_T = V_{DD_V} − 2.00V (LVPECL)		750
			11		50Ω to V_T = V_{DD_V} − 2.25V (LVPECL)	Enable	1000

[a] Applicable to clock outputs: QCLK_y and QREF_r outputs in clock mode (MUX_r = 0).

[b] Power-down modes are available for the individual channels A-E and the outputs QCLK_y (A0 to E1).

[c] Output enable is supported on each individual QCLK_y and QREF_r output.

[d] Output amplitude control is supported on each individual QCLK_y and QREF_r output.

Table 16. Individual SYSREF Output Settings[a]

PD	STYLE	EN	nBIAS	A[1:0]	Output Power	Termination	State	Amplitude (mV)
1	X	X	X	X	Off	100Ω differential or no termination	Off	X
0	0	0	0	01	On[b]	100Ω differential (LVDS)	Disable (logic low)	X
		1					Enable	500
		X	1	XX			Line bias[c]	XX
	1	0	0	01		50Ω to $V_T = V_{DD\_V} - 1.50V$ (LVPECL)	Disable (logic low)	X
		1					Enable	500

[a] Applicable QREF_r outputs when configured as SYSREF output (MUX_r = 1).

[b] Output amplitude should be set to a 500mV swing (A[1:0] to 01) by SPI. SYSREF output states are controlled by an internal state machine. An internal SYSREF event will automatically turn SYSREF outputs on. After the event, outputs are automatically turned off. Setting nBIAS = 1 will bias powered-off outputs to the LVDS midpoint voltage.

[c] Output (both Q, and nQ) bias the line to the differential signal cross-point voltage. Available if output is AC-coupled and set to LVDS style.

Table 17. QOSC (VCXO-PLL Output) Settings

nPD	STYLE	A[1:0]	Output Power	Termination	Amplitude (mV)
0	X	X	Off	100Ω differential (LVDS) or no termination	X
1	0	00	On	100Ω differential (LVDS)	250
		01			500
		10			
		11			750
	1	00		50Ω to $V_T = V_{DD\_V} - 1.50V$ (LVPECL)	250
		01		50Ω to $V_T = V_{DD\_V} - 1.75V$ (LVPECL)	500
		10			
		11		50Ω to $V_T = V_{DD\_V} - 2.00V$ (LVPECL)	750

Table 18. QREF_r Setting for JESD204B Applications

BIAS_TYPE	nBIAS_r	QREF_r Outputs (LVDS, 500mV Amplitude) Initial	During SYSREF Event	SYSREF Completed	Application
0	0	Static low (QREF = L, nQREF_r = H)	Start switching for the number of configured SYSREF pulses	Released to static low (QREF = L, nQREF_r = H)	QREF_r DC coupled
	1	Static low (QREF = L, nQREF_r = H)			
1	0	Static LVDS crosspoint level (QREF = nQREF_r = VOS)	Start switching for the number of configured SYSREF pulses	Released to static LVDS crosspoint level (QREF = nQREF_r = VOS)	QREF_r AC coupled
	1	Static LVDS crosspoint level (QREF = nQREF_r = VOS)			

Output Phase-Delay

Output phase delay is independently supported on both clock and SYSREF outputs.

Table 19. Delay Circuit Settings[a]

Delay Circuit	Unit		Steps	Range (ns)	Alignment[b]
Clock Φ_{CLK_x}	$\dfrac{1}{f_{VCO}} = 407\,ps$		256	0 – 103.760	Incident rising clock edges are aligned, independent of the divider N_x across channels
SYSREF Φ_{REF_r}	Coarse delay: $\dfrac{1}{2f_{VCO}} = 203\,ps$		8	0 – 1.424	SYSREF rising edge is aligned to the incident rising clock edge across channels
	Fine delay: 0ps, 25ps, 50ps, 75ps, 85ps, 110ps, 135ps, 160ps		8	0 – 0.160	
SYSREF (Global) Φ_{REF_S}	$\dfrac{1}{f_{VCO}} = 407\,ps$		256	0 – 103.760	Global alignment of SYSREF signals

[a] Supports ≥12 SYSREF rising edge stops within a device clock period of 1017ps (983.04MHz), 2.034ns (491.52MHz), 4.096ns (245.76MHz), and 8.137ns (122.88MHz), respectively. Clock output inversion supported by setting phase delay to a 180° setting.

[b] Default configuration (all delay settings = 0). Φ_{REF_r} coarse delay values are exact, fine delay value vary over PVT by ±20%.

Configuration for JESD204B Operation

Synchronizing SYSREF and Clock Output Dividers

The SYNC[6:0] divider controls the release of SYSREF pulses at coincident QCLK_y clock edges. For SYSREF operation, set the SYNC divider value to the least common multiple of the clock divider values N$_x$ (x = A to E). For instance, if N$_A$ = N$_B$ = ÷2, N$_C$ = N$_D$ = ÷3, N$_E$ = ÷4, set the SYNC divider to ÷12.

SYSREF Generation

A SYSREF event is the generation of one or more consecutive pulses on the QREF outputs. An event can be triggered by SPI commands or by a signal-transition on the EXT_SYS input. The number of SYSREF pulses generated is programmable from 1 to 255. The SYSREF signal can also be programmed to be continuous. The SYSREF pulse rate is configurable to the frequencies shown in Table 20. SYSREF output pulses are aligned to coincident rising clock edges of the clock outputs QCLK_y. Device settings for phase alignment between QCLK_y and QREF_r outputs is detailed in the section, QCLK to QREF Phase Alignment. The following SYSREF pulse generation modes are available and configurable by SPI:

- Counted pulse mode: 1 to 255 pulses are generated by the device. SYSREF activity stops automatically after the transmission of the selected number of pulses and the QREF output powers down.

- Continuous mode. The SYSREF signal is a clock signal.

The generation of SYSREF pulses is configured by SPI commands and is available after the initial setup of output clock divider and QREF phase delay stages. A SYSREF event will automatically turn on the SYSREF outputs. After the event, SYSREF outputs are automatically turned off (power-down). SYSREF outputs with the nBIAS bit set high will bias the outputs at the LVDS crosspoint voltage level (requires BIAS_TYPE = 1).

Table 20. SYSREF Generation[a]

SRO	N_S	SYSREF Operation (f_{SYSREF})
		f_{VCO} = 2457.6MHz
0		Counted pulse mode (Use the SRPC register to configure the number of generated SYSREF pulses)
	÷64	38.4
	÷96	25.6
	÷128	19.2
	÷192	12.8
	÷256	9.6
	÷384	6.4
	÷512	4.8
	÷768	3.2
	÷1024	2.4
	÷2048	1.2
	÷4096	0.6
	÷5120	0.48
1		Continuous pulse mode
	÷64	38.4
	÷96	25.6
	÷128	19.2
	÷192	12.8
	÷256	9.6
	÷384	6.4
	÷512	4.8
	÷768	3.2
	÷1024	2.4
	÷2048	1.2
	÷4096	0.6
	÷5120	0.48

[a]   SRO and SRPC are global settings.

Internal SYSREF Generation

SYSREF generation is set to internal (SRG = 0). The SRO setting defines if SYSREF pulses are counted or continuous and the NS[6:0] divider sets the frequency. In counted pulse mode, the SRPC register contains the number of pulses to generate. Any number from 1 to 255 pulses may be generated. SYSREF pulses are generated upon completion of the SPI command RS (SYSREF release). Setting RS activates the SYSREF outputs, loads the number of pulses from the SRPC register and starts the generation of SYSREF pulses synchronized to the incident edge of the clock signals. After the programmed number of pulses are generated, SYSREF outputs will go into logic low state or bias the output voltage to the static LVDS crosspoint level (see Table 18 for settings and details). In continuous mode, SYSREF is a clock signal and the content of the SRPC signal is ignored.

External SYSREF Generation

SYSREF generation is set to external (SRG = 1): SYSREF pulses are generated in response to the detection of a rising edge at the EXT_SYS input. The EXT_SYS input rising edge releases SYSREF pulses. Both SRO and SRPC register settings apply as in internal SYSREF generation mode for generating single shot and repetitive SYSREF output signals. Set RS = 1 to prepare for SYSREF generation; the generation of SYSRE pulses is triggered by a rising edge at EXT_SYS pin.

QCLK to QREF (SYSREF) Phase Alignment

Figure 4 and Table 21 show how to achieve output phase alignment between the QCLK_y clock and the QREF_r SYSREF outputs. Output phase will be different for different N$_x$ dividers. For a given example in Figure 4, the closest (smallest phase error) output alignment is achieved by setting the clock phase delay register Φ_{QCLK_Y} to 0x00, the coarse SYSREF output phase delay register Φ_{REF_r} to 0x01, fine SYSREF delay to $\Phi REF\_F\_r = 1$ and the global Φ_{REF_S} delay register to 0x29. With a SYSREF phase delay setting of Φ_{REF_r} = 0x01, ΦREF_F_r = 0, the QREF_r output phase is in advance of the QCLK_y phase, which is applicable in JESD204B application. Phase delay settings and propagation delays are dependent on the clock and SYSREF frequency dividers, but independent of the SYSREF generation mode (SRG = 0 or SRG = 1). Recommended phase delay setting for several device configurations are shown in Table 21.

Figure 4. QCLK to QREF Phase Alignment

Output Phase
Alignment

QCLK_y
Φ_{QCLK_y} = 0x00

QCLK_y
Φ_{QCLK_y} = 0x00

QREF_r
Φ_{REF_r} = 0x01
$\Phi_{REF\_r\_F}$ = 1

QREF_r in advance of QCLK_y

QCLK_y
Φ_{QCLK_y} = 0x00

QCLK_y
Φ_{QCLK_y} = 0x00

QREF_r
Φ_{REF_r} = 0x00
$\Phi_{REF\_r\_F}$ = 1

Δ = 203ps

QREF_r
Φ_{REF_r} = 0x00
$\Phi_{REF\_r\_F}$ = 1

Δ = 406ps

Table 21. Recommended Delay Settings for Closest Clock-SYSREF Output Phase Alignment[a]

Divider Configuration	Φ_{CLK_y}	Φ_{REF_r}	$\Phi_{REF\_r\_F}$	Φ_{REF_S}
N_{A-E} = ÷3 N_S = ÷384	0x00	0x01	1	0x29
N_{A-E} = ÷3, ÷6,÷12 N_S = ÷384	0x00	0x01	1	0x29
N_{A-E} = ÷8 N_S = ÷384	0x00	0x03	1	0x00

[a] QCLK and QREF outputs are aligned on the incident edge.

Deterministic Phase Relationship and Phase Alignment

Input to output delay is deterministic when the device is configured as dual PLL with the BYPV = 0, BYPF = 1 (PLL feedback path through $M_{V0} \times M_{V1}$). Refer to the application note AN-952: 8V19N480/490 Design Guide for JESD204B Output Phase Alignment and Termination for additional information on phase alignment, termination and coupling techniques.

Status Conditions & Interrupts

The device has an interrupt output to signal changes in status conditions. The devices have several conditions that can indicate faults and status changes in the operation of the device. These are shown in Table 22, and can be monitored directly in the status registers. Status bits (named: ST_condition) are read-only and reflect the momentary device status at the time of read-access. Several status bits are also copied into latched bit positions (named: LS_condition). The latched version is controlled by the corresponding fault and status conditions and remains set ("sticky") until reset by the user by writing "1" to the status register bit. The reset of the status condition only has an effect if the corresponding fault condition is removed, otherwise, the status bit will set again. Setting a status bit on several latched registers can be programmed to generate an interrupt signal (nINT) via settings in the Interrupt Enable bits (named: IE_condition). A setting of "0" in any of these bits will mask the corresponding latched status bits from affecting the interrupt status pin. Setting all IE bits to 0 has the effect of disabling interrupts from the device. Interrupts are cleared by resetting the appropriate bit(s) in the latched register after the underlying fault condition has been resolved. When all valid interrupt sources have been cleared in this manner, this will release the nINT output until the next unmasked fault.

Table 22. Status Bit Functions

Status Bit		Function			Interrupt Enable Bit
			Status if Bit is:		
Momentary	Latched	Description	1	0	
ST_CLK_0	LS_CLK_0	CLK 0 input status	Active	LOS	IE_CLK_0
ST_CLK_1	LS_CLK_1	CLK 1 input status	Active	LOS	IE_CLK_1
ST_CLK_2	LS_CLK_2	CLK 2 input status	Active	LOS	IE_CLK_2
ST_CLK_3	LS_CLK_3	CLK 3 input status	Active	LOS	IE_CLK_3
nST_LOLV	nLS_LOLV	VCXO-PLL Loss-of-lock	Locked	Loss-of-lock	IE_LOLV
nST_LOLF[a]	nLS_LOLF	FemtoClock NG-PLL Loss-of-lock	Locked	Loss-of-lock	IE_LOLF
nST_HOLD	nLS_HOLD	Holdover	Not in holdover	Device in holdover	IE_HOLD
ST_VCOF	—	FemtoClock NG VCO calibration	Not completed	Completed	—
ST_SEL[1:0]	—	Clock input selection	00 = CLK_0 01 = CLK_1 10 = CLK_2 11 = CLK_3		—
ST_REF	LS_REF	PLL reference status	Valid reference	Reference lost[b]	IE_REF

[a] If the VCXO-PLL is bypassed by setting BYPV = 1, VCXO-PLL lock status is blocked from affecting the LOCK pin.

[b] Manual and short-term holdover mode: 0 indicates if the reference selected by SEL[1:0] is lost, 1 if not lost.
Automatic with holdover mode: 0 indicates the reference is lost and while still in holdover, or no valid CLK[3:0].
Automatic mode: 0 indicates no valid CLK[3:0].

Table 23. LOCK Output Function

Status Bit (PLL)		Status Reported on LOCK Output
nST_LOLV (VCXO-PLL)	nST_LOLF (FemtoClock NG)	
Locked[a]	Locked	1
	Not locked	0
Not locked	Locked	0
	Not locked	0

[a] If the VCXO-PLL is bypassed by setting BYPV = 1, VCXO-PLL lock status is blocked from affecting the LOCK. pin.

Device Startup, Reset, and Synchronization

At startup, an internal POR (power-on reset) resets the device and sets all register bits to their default value. The device forces the VCXO control voltage at the LFV pin to half of the power supply voltage to center the VCXO-frequency. In the default configuration the QCLK_y and QREF_r outputs are disabled at startup.

Recommended Configuration Sequence

1. (Optional) set the value of the CPOL register bit to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.

2. Configure all PLL settings, output divider and delay circuits as well as other device configurations:

   a. BYPF and BYPV for the desired PLL operation mode and configure the PLL dividers P_V, M_{V0}, M_{V1}, M_F and P_F as required to achieve PLL lock (see Table 2 for details).

   b. VCXO-PLL lock detect window by configuring the phase settings ΦM_{V0} and ΦP_V.

   c. Charge pump currents for both PLLs (CPV[4:0] and CPF[4:0]) and POLV for the desired VCXO polarity.

   d. (optional) OSVEN and OFFSET[4:0] for the VCXO-PLL static phase offset.

   e. Channel dividers (see Table 8).

   f. MUX_r for the desired operation of the QREF_r outputs.

   g. QCLK_y, QREF_r and QOSC output features such as desired output power-down state, style and amplitude.

   h. Desired input selection and monitoring modes: this involves nM/A[1:0] and SEL[1:0] for input selection. In any of the automatic modes, configure PRIO[1:0]_n, and REVS. Configure the CNTH[7:0], CNTR[1:0] counters for the desired holdover characteristics and DIV4_VAL, CNTV[1:0] for input revalidation if applicable to the operation mode.

   i. Individual Φ_{CLK_x} and Φ_{REF_r} registers and the global delay Φ_{REF_S} register for the desired phase delay between clock and SYSREF outputs; (see QCLK to QREF (SYSREF) Phase Alignment).

   j. Interrupt enable configuration bits IE_*status_condition*, as desired for fault reporting on the nINT output.

3. For SYSREF operation:

   a. Configure the N_S and SYNC divider as described in, Synchronizing SYSREF and Clock Output Dividers.

   b. Configure the SYSREF registers SRG, SRO and SRPC[7:0] according to the desired SYSREF operation.

4. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear.

5. Set both the RELOCK bit and PB_CAL bit. This step should not be combined with the previous step (setting INIT_CLK) in a multi SPI-byte register access. Both bits will self-clear.

6. Clear the FVCV bit to release the VCXO control voltage and VCXO-PLL will attempt to lock to the input clock signal starting from its center frequency.

7. Clear the status flags.

8. At this point, the basic configuration of the registers 0x00 to 0x73 should be completed and the SPI transfer ended (set nCS to high level).

9. In a separate SPI write access, enable the outputs as desired by accessing the output-enable registers 0x74 and 0x76.

10. For SYSREF operation, see Step 9, SYSREF Frequency Divider, Delay and Starting/Re-Starting SYSREF Pulse Sequences.

Reserved registers and registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in the 0x78 to 0xFF range.

Changing Frequency Dividers and Phase Delay Values

Clock Frequency Divider and Delay

The following procedure has to be applied for a change of a clock divider and phase delay value N_{A-E}, and Φ_{CLKA-E}:

1. (Optional) set the value of the CPOL register to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.

2. (Optional) disable the outputs whose frequency divider or delay value is changed.

3. Configure the N_{A-E} dividers and the delay circuits Φ_{CLKA-E} to the desired new values.

4. (Optional) configure the SYNC divider if required for synchronization between clock and SYSREF signals.

5. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_r outputs are reset to the logic low state.

6. Set the RELOCK bit. This step should not be combined with the setting INIT_CLK in a multi SPI-byte register access. Bit will self-clear.

7. (Optional) enable the outputs whose frequency divider was changed.

SYSREF Frequency Divider, Delay and Starting/Re-Starting SYSREF Pulse Sequences

The following procedure has to be applied for a change of a SYSREF divider and phase delay value N_S and Φ_{REF_S}:

1. (Optional) set the value of the CPOL register to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.

2. (Optional) disable the outputs whose frequency divider or delay value is changed.

3. Configure any N_S divider and any delay circuits Φ_{REF_S} to their desired new values.

4. Configure the SYNC divider if required for synchronization between clock and SYSREF signals.

5. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_r outputs are reset to the logic low state.

6. Set the RELOCK bit. This step should not be combined with the setting INIT_CLK in a multi SPI-byte register access. Bit will self-clear.

7. Set the SRO bit to counted pulse mode, or to continue pulse mode, as desired.

8. (Optional) enable the outputs whose frequency divider was changed.

9. For SYSREF operation, set the RS bit to start (or re-start) generating the configured number of SYSREF pulses.

   a. In internal SYSREF generation mode (SRG = 0) the SYSREF pulses are generated as a result of setting the RS bit. Set RS for each repeated SYSREF generation.

   b. In external SYSREF mode the SYSREF pulses are generated at the next rising edge of the EXT_SYS input. Set RS before each rising edge at the EXT_SYS input.

SPI Interface

The device has a 3-wire serial control port capable of responding as a slave in an SPI configuration to allow read and write access to any of the internal registers for device programming or read back. The SPI interface consists of the SCLK (clock), SDAT (serial data input and output), and nCS (chip select) pins. A data transfer consists any integer multiple of 8 bits and is always initiated by the SPI master on the bus. Internal register data is organized in SPI bytes of 8 bit each.

If nCS is at logic high, the SDAT data I/O is in high-impedance state and the SPI interface of the device is disabled.

In a write operation, data on SDAT will be clocked in on the rising edge of SCLK. In a read operation, data on SDAT will be clocked out on the falling or rising edge of SCLK depending on the CPOL setting (CPOL = 0: output data changes on the falling edge, CPOL = 1: output data changes on the rising edge).

Starting a data transfer requires nCS to set and hold at logic low level during the entire transfer. Setting nCS = 0 will enable the SPI interface with SDAT in data input mode. The master must initiate the first 8-bit transfer. The first bit presented to the slave is the direction bit R/nW (1 = Read, 0 = Write) and the following seven bits are the address bits A[0:6] pointing to an internal register in the address space 0 to 127. Data is presented with the LSB (least significant bit) first.

Read operation from an internal register: A read operation starts with an 8 bit transfer from the master to the slave: SDAT is clocked on the *rising* edge of SCLK. The first bit is the direction bit R/nW which must be to "1" to indicate a read transfer, followed by seven address bits A[0:6]. After the first 8 bits are clocked into SDAT, the SDAT I/O changes to output: The register content addressed by A[0:6] is loaded into the shift register and the next eight SCLK *falling* (CPOL = 1) clock cycles will then present the loaded register data on the SDAT output and transfer these to the master. Transfers must be completed by de-asserting nCS after any multiple 8 of SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined. SPI byte (8 bit) and back-to-back read transfers of multiple registers are supported with an address auto-increment. During multiple transfers, nCS must stay at logic low level and SDAT will present multiple registers (A), (A +1), (A +2), etc. with each eight SCLK cycles. During SPI Read operations, the user may continue to hold nCS low and provide further bytes of data for up to a total of 127 bytes in a single block read.

Write operation to a device register: During a write transfer, an SPI master transfers one or more bytes of data into the internal registers of the device. A write transfer starts by asserting nCS to low logic level. The first bit presented by the master must set the direction bit R/nW to 0 (Write) and the seven address bits A[0:6] must contain the 7-bit register address. Bits D0 to D7 contain 8 bit of payload data, which is written into the register addressed by A[0:6] at the end of a 8-bit write transfer. Multiple, subsequent register transfers from the master to the slave are supported by holding nCS asserted at logic low level during write transfers. The 7 bit register address will auto-increment. Transfers must be completed by de-asserting nCS after any multiple eight of SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined.

End of transfer: After nCS is de-asserted to logic "1", the SPI bus is available to transfers to other slaves on the SPI bus.
The READ (Figure 5) and WRITE (Figure 6) diagrams display the transfer of two bytes of data from and into registers.

Registers 0x78 to 0xFF. Registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in the 0x78 to 0xFF range.

Figure 5. Logic Diagram: READ Data from Registers for CPOL = 0 and CPOL = 1


Figure 6. Logic Diagram: WRITE Data into Registers

Table 24. SPI Read / Write Cycle Timing Parameters

Symbol	Parameter	Test Condition	Minimum	Maximum	Unit
f_{SCLK}	SCLK Frequency			20	MHz
t_{S1}	Setup Time, nCS (falling) to SCLK (rising)		5		ns
t_{S2}	Setup Time, SDAT (input) to SCLK (rising)		5		ns
t_{S3}	Setup Time, nCS (rising) to SCLK (rising)		5		ns
t_{H1}	Hold Time, SCLK (rising) to SDAT (input)		5		ns
t_{H2}	Hold Time, SCLK (falling) to nCS (rising)		5		ns
t_{PD1F}	Propagation Delay, SCLK (falling) to SDAT	CPOL = 0		12	ns
t_{PD1R}	Propagation Delay, SCLK (rising) to SDAT	CPOL = 1		12	ns
t_{PD2}	Propagation Delay, nCS to SDAT (disable)			12	ns

Figure 7. SPI Timing Diagram

Table 25. Serial Interface Logic Voltage

SELSV	SPI Interface (SCLK, SDAT, nCS, EXT_SYS) Logic Voltage
0 (default)	1.8V
1	3.3V

Register Descriptions

List of Registers

Table 26. Configuration Registers

Register Address	Register Description
0x00–0x01	PLL Frequency Divider: Φ_{MV}, M_{V0}
0x02–0x03	PLL Frequency Divider: M_{V1}, BYPF
0x04–0x05	VCXO-PLL Control: Frequency Divider, Φ_{PV}, P_V
0x06–0x07	Reserved
0x08–0x09	PLL Frequency Divider M_F
0x0A	VCXO-PLL Control BYPV
0x0B	Reserved
0x0C	PLL Frequency Divider: P_F, FDF
0x0D–0x0F	Reserved
0x10–0x12	VCXO-PLL Control, output state QOSC
0x13	Reserved
0x14	Input Selection Mode Priority
0x15	Input Selection Mode Switching
0x16	Input Selection Mode CNTH
0x17	Input Selection Mode: CNTR, CNTV
0x18	SYSREF Control: divider, PD
0x19	SYSREF Control SYNC
0x1A	SYSREF Control SRPC
0x1B	SYSREF Control Φ_{REF_S}
0x1C	SYSREF Control SRG, SRO
0x1D–0x1F	PLL Control
0x20–0x22	Channel A
0x23	Reserved
0x24	Output State QCLK_*A0*
0x25	Output State QCLK_*A1*
0x26	Output State QCLK_*A2*
0x27	Reserved
0x28	QREF_A0: delay, MUX
0x29	QREF_A1: delay, MUX
0x2A	QREF_A2: delay, MUX
0x2B	Reserved
0x2C	Output State QREF_*A0*

Table 26. Configuration Registers (Cont.)

Register Address	Register Description
0x2D	Output State QREF_*A1*
0x2E	Output State QREF_*A2*
0x2F	Reserved
0x30–0x32	Channel B
0x33	Reserved
0x34	Output State QCLK_*B0*
0x35	Output State QCLK_*B1*
0x36–0x37	Reserved
0x38	QREF_B0: delay, MUX
0x39	QREF_B1: delay, MUX
0x3A–0x3B	Reserved
0x3C	Output State QREF_*B0*
0x3D	Output State QREF_*B1*
0x3E–0x3F	Reserved
0x40–0x42	Channel C
0x43	Reserved
0x44	Output State QCLK_*C0*
0x45	Output State QCLK_*C1*
0x46–0x47	Reserved
0x48	QREF_C0: delay, MUX
0x49	QREF_C1: delay, MUX
0x4A–0x4B	Reserved
0x4C	Output State QREF_*C0*
0x4D	Output State QREF_*C1*
0x4E–0x4F	Reserved
0x50–0x52	Channel D
0x53	Reserved
0x54	Output State QCLK_*D*
0x55–0x57	Reserved
0x58	QREF_D: delay, MUX
0x59–0x5B	Reserved
0x5C	Output State QREF_*D*
0x5D–0x5F	Reserved
0x60–0x62	Channel E
0x63	Reserved

Register Address	Register Description
0x64	Output State QCLK_*E0*
0x65	Output State QCLK_*E1*
0x66–0x67	Reserved
0x68–0x69	Interrupt Enable
0x6A–0x6B	Reserved
0x6C	Status (Latched)
0x6D	Status (Momentary)
0x6E	Status (Latched)
0x6F	Reserved
0x70	SYSREF Control RS
0x71–0x73	General Control
0x74–0x75	Output State QCLK
0x76	Output State QREF
0x77	Reserved
0x78–0x7A	Reserved
0x7B	Reserved
0x7C–0x7F	Reserved
0x80–0xFF	Reserved

Register Descriptions

This section contains all addressable registers, sorted by function, followed for a detailed description of each bit field for each register. Several functional blocks with multiple instances in this device have individual registers controlling their settings, but since the registers have an identical format and bit meaning, they are described only once, with an additional table to indicate their addresses and default values. All writable register fields will come up with a default values as indicated in the *factory defaults* column unless altered by values loaded from non-volatile storage during the initialization sequence.

Fixed read-only bits will have defaults as indicated in their specific register descriptions. Read-only status bits will reflect valid status of the conditions they are designed to monitor once the internal power-up reset has been released. Unused registers and bit positions are Reserved. Reserved bit fields may be used for internal debug test and debug functions.

Channel and Clock Output Registers

The content of the channel register and clock output registers set the channel state, the clock divider, the QCLK output state and clock phase delay.

Table 27. Channel and Clock Output Register Bit Field Locations

Register Address	D7	D6	D5	D4	D3	D2	D1	D0
	Bit Field Location							
0x20: Channel A 0x30: Channel B 0x40: Channel C 0x50: Channel D 0x60: Channel E	N_*A*[7:0] N_*B*[7:0] N_*C*[7:0] N_*D*[7:0] N_*E*[7:0]							
0x21: Channel A 0x31: Channel B 0x41: Channel C 0x51: Channel D 0x61: Channel E	ΦCLK_*A*[7:0] ΦCLK_*B*[7:0] ΦCLK_*C*[7:0] ΦCLK_*D*[7:0] ΦCLK_*E*[7:0]							
0x22: Channel A 0x32: Channel B 0x42: Channel C 0x52: Channel D 0x62: Channel E	PD_*A* PD_*B* PD_*C* PD_*D* PD_*E*	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x24: QCLK_A0 0x25: QCLK_A1 0x26: QCLK_A2	PD_*A0* PD_*A1* PD_*A2*	Reserved	Reserved	STYLE_*A0* STYLE_*A1* STYLE_*A2*	A_*A0*[1:0] A_*A1*[1:0] A_*A2*[1:0]		Reserved	
0x34: QCLK_B0 0x35: QCLK_B1	PD_*B0* PD_*B1*	Reserved	Reserved	STYLE_*B0* STYLE_*B1*	A_*B0*[1:0] A_*B1*[1:0]		Reserved	
0x44: QCLK_C0 0x45: QCLK_C1	PD_*C0* PD_*C1*	Reserved	Reserved	STYLE_*C0* STYLE_*C1*	A_*C0*[1:0] A_*C1*[1:0]		Reserved	
0x54: QCLK_D	PD_*D*	Reserved	Reserved	STYLE_*D*	A_*D*[1:0]		Reserved	
0x64: QCLK_E0 0x65: QCLK_E1	PD_*E0* PD_*E1*	Reserved	Reserved	STYLE_*E0* STYLE_*E1*	A_*E0*[1:0] A_*E1*[1:0]		Reserved	
0x74	EN_QCLK_A0	EN_QCLK_A1	EN_QCLK_A2	EN_QCLK_B0	EN_QCLK_B1	EN_QCLK_C0	EN_QCLK_C1	EN_QCLK_D
0x75	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	EN_QCLK_E1	EN_QCLK_E0

Table 28. Channel and Clock Output Register Descriptions[a]

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
N_x[7:0]	R/W	0000 0100 Value: ÷6	Output Frequency Divider N: N_x[7:0] Divider Value

Output Frequency Divider N table:

N_x[7:0]	Divider Value	N_x[7:0]	Divider Value
1000 0000	÷1	0100 0011	÷10
0000 0000	÷2	0100 0100	÷12
0000 0001	÷3	0100 0110	÷16
0000 0010	÷4	0100 1011	÷20
0000 0011	÷5	0100 1100	÷24
0000 0100	÷6		
0000 0110	÷8		
0101 0011	÷30	0101 1011	÷40
0100 1110	÷32	0101 0110	÷48
0101 0100	÷36		
0110 0011	÷50	0110 0100	÷60
		0101 1110	÷64
0101 1111	÷72	0110 0110	÷80
0110 1110	÷96	0111 1011	÷100
0111 1100	÷120		
0111 0110	÷128		
0111 1110	÷160		

Bit Field Name	Field Type	Default (Binary)	Description
PD_x	R/W	0	0 = Channel x is powered-up. 1 = Channel x is powered-down.
PD_y	R/W	0	0 = Output QCLK_y is powered-up. 1 = Output QCLK_y is powered-down.
ΦCLK_x[7:0]	R/W	0000 0000	CLK_x Phase Delay: ΦCLK_x[7:0] Delay in ps = ΦCLK_x × 407ps (256 steps): 0000 0000 = 0ps … 1111 1111 = 103.760ns

Table 28. Channel and Clock Output Register Descriptions[a] (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
A_y[1:0]	R/W	00	QCLK_y Output Amplitude
			Setting for STYLE = 0 (LVDS)	Setting for STYLE = 1 (LVPECL)
			A[1:0] = 00: 250mV A[1:0] = 01: 500mV A[1:0] = 10: 750mV A[1:0] = 11:1000mV Termination: 100Ω across	A[1:0] = 00: 250mV A[1:0] = 01: 500mV A[1:0] = 10: 750mV A[1:0] = 11:1000mV Termination: 50Ω to VT
STYLE_y	R/W	0	QCLK_y Output Format: 0 = Output is LVDS (requires an LVDS 100Ω output termination). 1 = Output is LVPECL (requires an LVPECL 50Ω output termination of the specified recommended termination voltage).
EN_y	R/W	0	QCLK_y Output Enable: 0 = QCLK_y Output is disabled at the logic low state. 1 = QCLK_y Output is enabled.

[a] x = A, B, C, D, E;
y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;
r = A0, A1, A2, B0, B1, C0, C1, D.

QREF Output State Registers

The content of the output registers set the output frequency and divider, several output states, the power state, the output style and amplitude.

Table 29. QREF Output State Register Bit Field Locations[a]

Register Address	Bit Field Location							
	D7	D6	D5	D4	D3	D2	D1	D0
0x28: QREF_A0 0x29: QREF_A1 0x2A:QREF_A2	Reserved	ΦREF_F[1:0]_A0 ΦREF_F[1:0]_A1 ΦREF_F[1:0]_A2		MUX_A0 MUX_A1 MUX_A2	ΦREF_A0[2:0] ΦREF_A1[2:0] ΦREF_A2[2:0]			ΦREF_F[2]_A0 ΦREF_F[2]_A1 ΦREF_F[2]_A2
0x38: QREF_B0 0x39: QREF_B1	Reserved	ΦREF_F[1:0]_B0 ΦREF_F[1:0]_B1		MUX_B0 MUX_B1	ΦREF_B0[2:0] ΦREF_B1[2:0]			ΦREF_F[2]_B0 ΦREF_F[2]_B1
0x48: QREF_C0 0x49: QREF_C1	Reserved	ΦREF_F[1:0]_C0 ΦREF_F[1:0]_C1		MUX_C0 MUX_C1	ΦREF_C0[2:0] ΦREF_C1[2:0]			ΦREF_F[2]_C0 ΦREF_F[2]_C1
0x58: QREF_D	Reserved	ΦREF_F[1:0]_D		MUX_D	ΦREF_D[2:0]			ΦREF_F[2]_D
0x2C: QREF_A0 0x2D: QREF_A1 0x2E: QREF_A2	PD_A0 PD_A1 PD_A2	Reserved	nBIAS_A0 nBIAS_A1 nBIAS_A2	STYLE_A0 STYLE_A1 STYLE_A2	A_A0[1:0] A_A1[1:0] A_A2[1:0]		Reserved	
0x3C: QREF_B0 0x3D: QREF_B1	PD_B0 PD_B1	Reserved	nBIAS_B0 nBIAS_B1	STYLE_B0 STYLE_B1	A_B0[1:0] A_B1[1:0]		Reserved	
0x4C: QREF_C0 0x4D: QREF_C1	PD_C0 PD_C1	Reserved	nBIAS_C0 nBIAS_C1	STYLE_C0 STYLE_C1	A_C0[1:0] A_C1[1:0]		Reserved	
0x5C: QREF_D	PD_D	Reserved	nBIAS_D	STYLE_D	A_D[1:0]		Reserved	
0x76	EN_QREF_A0	EN_QREF_A1	EN_QREF_A2	EN_QREF_B0	EN_QREF_B1	EN_QREF_C0	EN_QREF_C1	EN_QREF_D

[a] x = A, B, C, D, E;
   y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;
   r = A0, A1, A2, B0, B1, C0, C1, D.

Table 30. QREF Output State Register Descriptions[a]

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
MUX_*r*	R/W	1	0 = QREF_*r* output signal source is the channel's clock signal. 1 = QREF_*r* output signal source is the centrally generated SYSREF signal.
ΦREF_*r*[2:0]	R/W	000	SYSREF Coarse Phase Delay: ΦREF_*r*[2:0]
			Delay in ps = ΦREF_*r*[2:0] × 203ps (8 steps): 000 = 0ps … 111 = 1.424ns
ΦREF_F[2:0]_*r*	R/W	000	SYSREF Fine Phase Delay: ΦREF_F[2:0]_*r*
			Insert a SYSREF fine phase delay in ps (8 steps) in addition to the delay value in: ΦREF_*r*[2:0] 000 = 0ps 001 = 25ps 010 = 50ps 011 = 75ps 100 = 85ps 101 = 110ps 110 = 135ps 111 = 160ps
nBIAS_*r*	R/W	0	QREF_*r* Output Bias Voltage: 0 = Output is not voltage biased. 1 = Output is biased to the LVDS cross-point voltage if BIAS_TYPE (register 0x19, bit 7) is set to 1. Bit has no effect if BIAS_TYPE = 0. Output bias = 1 requires AC coupling and LVDS style on the corresponding output.

Table 30. QREF Output State Register Descriptions[a] (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
A_r[1:0]	R/W	00	QREF_r Output Amplitude
			Setting for STYLE_r = 0 (LVDS) / Setting for STYLE_r = 1 (LVPECL)

QREF_r Output Amplitude

Setting for STYLE_r = 0 (LVDS)	Setting for STYLE_r = 1 (LVPECL)
A[1:0] = 00: 250mV	A[1:0] = 00: 250mV
A[1:0] = 01: 500mV	A[1:0] = 01: 500mV
A[1:0] = 10: 750mV	A[1:0] = 10: 750mV
A[1:0] = 11:1000mV	A[1:0] = 11:1000mV
Termination: 100Ω across	Termination: 50Ω to VT

Bit Field Name	Field Type	Default (Binary)	Description
PD_r	R/W	0	QREF_r Output Power-down: 0 = Output is powered-up. 1 = Output is powered-down. STYLE, EN and A[1:0] settings have no effect.
STYLE_r	R/W	0	QREF_r Output Format: 0 = Output is LVDS (requires an LVDS 100Ω output termination). 1 = Output is LVPECL (requires an LVPECL 50Ω output termination to the specified recommended termination voltage).
EN_r	R/W	0	QREF_r Output Enable: 0 = Output is disabled at the logic low state. 1 = Output is enabled.

[a] x = A, B, C, D, E;
y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;
r = A0, A1, A2, B0, B1, C0, C1, D.

PLL Frequency Divider Registers

Table 31. PLL Frequency Divider Register Bit Field Locations

Register Address	D7	D6	D5	D4	D3	D2	D1	D0
				Bit Field Location				
0x00		ΦMV0[2:0]		PD_MV1		MV0[11:8]		
0x01				MV0[7:0]				
0x02				MV1[7:0]				
0x03	MV1[8]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BYPF
0x04		ΦPV[2:0]		Reserved		PV[11:8]		
0x05				PV[7:0]				
0x08	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MF[8]
0x09				MF[7:0]				
0x0C	FDF	Reserved			PF[5:0]			
0x1F	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	VCO_SEL

Table 32. PLL Frequency Divider Register Descriptions

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
ΦMV0[2:0]	R/W	000	Phase of the M_{V0} feedback divider. Determines the PLL lock-detect phase window in conjunction with ΦPV[2:0]. Sampling clock phase is relative to the VCXO-PLL phase detector clock edge. Set ΦMV0[2:0] in relationship to M_{V0}:
			M_{V0} Divider Value ΦMV0[2:0] Setting
			<table><tr><td>1–31 32–63 64–127 128–255 256–511 512–1023 1024+</td><td>010 011 100 101 110 111</td></tr></table>
MV0[11:0]	R/W	1100 0000 0000 Value: ÷3072	VCXO-PLL Feedback-Divider: The value of the frequency divider (binary coding). Range: ÷1 to ÷4095
MV1[8:0]	R/W	0 0110 0000 Value: ÷96	PLL Feedback-Divider: The value of the frequency divider (binary coding). Range: ÷4 to ÷511
PD_MV1	R/W	0 Value: MV1 enabled	PLL Feedback-Divider MV1 Power-down/Disabled: 0 = MV1 Divider is enabled. 1 = MV1 Divider is powered down and disabled. Disabled MV1 to save power consumption in configurations not using the input clock monitors.
ΦPV[2:0]	R/W	000	Phase of the P_V input (reference) divider. Determines the PLL lock-detect phase window in conjunction with ΦMV0[2:0]. Sampling clock phase is relative to the VCXO-PLL phase detector clock edge. Set ΦPV[2:0] in relationship to P_V:
			P_V Divider Value ΦPV[2:0] Setting
			<table><tr><td>1–31 32–63 64–127 128–255 256–511 512–1023 1024+</td><td>010 011 100 101 110 111</td></tr></table>
PV[11:0]	R/W	1100 0000 0000 Value: ÷3072	VCXO-PLL Input Frequency Pre-Divider: The value of the frequency divider (binary coding). Range: ÷1 to ÷4095

Table 32. PLL Frequency Divider Register Descriptions (Cont.)

		Bit Field Location	
Bit Field Name	Field Type	Default (Binary)	Description
MF[8:0]	R/W	0 0001 1000 Value: ÷24	FemtoClock NG Pre-Divider: The value of the frequency divider (binary coding). Range: ÷8 to ÷511
PF[5:0]	R/W	00 0000 Value: Bypass	FemtoClock NG Pre-Divider: The value of the frequency divider (binary coding). Range: ÷1 to ÷63 00 0000: P_F is bypassed
FDF	R/W	0 Value: $f_{VCXO} \div P_F$	Frequency Doubler: The input frequency of the FemtoClock NG PLL (2nd stage) is: 0 = The output signal of the BYPV multiplexer, divided by the P_F divider. 1 = The output signal of the BYPV multiplexer, doubled in frequency. Use this setting to improve phase noise. The P_F divider has no effect if FDF = 1.
VCO_SEL	R/W	0 Value = f_{VCO} = 2949.12MHz	VCO Select: for 8v19n490-24, 8V19N490-19 0 = Selects VCO-0, f_{VCO} = 2949.12 – 3072MHz 1 = Selects VCO-1, f_{VCO} = 2400 – 2500MHz

VCXO-PLL Control Registers

Table 33. VCXO-PLL Control Register Bit Field Locations

Register Address	D7	D6	D5	D4	D3	D2	D1	D0
				Bit Field Location				
0x03	MV1[8]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BYPF
0x0A	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BYPV
0x10	POLV	FVCV	Reserved		CPV[4:0]			
0x11	nPD_QOSC	STYLE_QOSC	OSVEN		OFFSET[4:0]			
0x12	Reserved	A_QOSC[1:0]			CPF[4:0]			

Table 34. VCXO-PLL Control Register Descriptions

Bit Field Name	Field Type	Default (Binary)	Description
			Bit Field Location
BYPF	R/W	0	PLL Feedback Bypass: 0 = VCXO-PLL feedback divider: M_{V0} 1 = VCXO-PLL feedback divider: $M_{V0} \times M_{V1}$
BYPV	R/W	0	VCXO-PLL Bypass: 0 = VCXO-PLL is enabled. 1 = VCXO-PLL is disabled and bypassed.
POLV	R/W	0	VCXO Polarity: 0 = Positive polarity. Use for an external VCXO with a positive $f(V_C)$ characteristics. 1 = Negative polarity. Use for an external VCXO with a negative $f(V_C)$ characteristics.
FVCV	R/W	1	VCXO-PLL Force VC Control Voltage: 0 = Normal operation. 1 = Forces the voltage at the LFV control pin (VCXO input) to V_{DD_V} / 2. VCXO-PLL unlocks and the VCXO is forced to its mid-point frequency. FVCV = 1 is the default setting at startup to center the VCXO frequency. FVCV should be cleared after startup to enable the PLL to lock to the reference frequency.
CPV[4:0]	R/W	1 1000 Value: 1.25mA	VCXO-PLL Charge-Pump Current: Controls the charge pump current I_{CPV} of the VCXO-PLL. Charge pump current is the binary value of this register plus one multiplied by 50µA. $I_{CPV} = 50µA \times (CPV[4:0] + 1)$ CPV[4:0] = 00000 sets ICPV to the minimum current of 50µA. Maximum charge pump current is 1.6mA. Default setting is 1.25mA: $((24 + 1) \times 50µA)$.

 July 27, 2017

Table 34. VCXO-PLL Control Register Descriptions (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
nPD_QOSC	R/W	0	QOSC Power State: 0 = Output QOSC is powered-down. 1 = Output QOSC is powered-up.
STYLE_QOSC	R/W	0	QOSC Output Format: 0 = Output is LVDS (requires an LVDS 100Ω output termination). 1 = Output is LVPECL (requires an LVPECL 50Ω output termination of to the specified recommended termination voltage).
OSVEN	R/W	0	VCXO-PLL Offset Enable: 0 = No offset. 1 = Offset enabled. A static phase offset of OFFSET[4:0] is applied to the PFD of the VCXO-PLL.
OFFSET[4:0]	R/W	0 0000 Value: 0°	VCXO-PLL Static Phase Offset: Controls the static phase detector offset of the VCXO-PLL. Phase offset is the binary value of this register multiplied by 0.9° of the PFD input signal (OFFSET [4:0] × f_{PFD} ÷ 400). Maximum offset is 31 × 0.9° = 27.9°. Setting OFFSET to 0.0° eliminates the thermal noise of an offset current. If the VCXO-PLL input jitter period T_{JIT} exceeds the average input period: set OFFSET to a value larger than f_{PFD} × T_{JIT} × 400 to achieve a better charge pump linearity and lower in-band noise of the PLL.
CPF[4:0]	R/W	1 1000 Value: 5.0mA	FemtoClock NG-PLL Charge-Pump Current: Controls the charge pump current I_{CPF} of the FemtoClock NG PLL. Charge pump current is the binary value of this register plus one multiplied by 200µA. I_{CPF} = 200µA × (CPF[4:0] + 1) CPV[4:0] = 00000 sets I_{CPF} to the minimum current of 200µA. Maximum charge pump current is 6.4mA. Default setting is 5.0mA: ((24+1) × 200µA).
A_QOSC[1:0]	R/W	00 Value: 250mV	QOSC Output Amplitude

Setting for STYLE_*r* = 0 (LVDS)	Setting for STYLE_*r* = 1 (LVPECL)
A[1:0] = 00: 250mV A[1:0] = 01: 500mV A[1:0] = 10: 500mV A[1:0] = 11: 750mV Termination: 100Ω across	A[1:0] = 00: 250mV A[1:0] = 01: 500mV A[1:0] = 10: 500mV A[1:0] = 11: 750mV Termination: 50Ω to VT

Input Selection Mode Registers

Table 35. Input Selection Mode Register Bit Field Locations

Register Address	D7	D6	D5	D4	D3	D2	D1	D0
	Bit Field Location							
0x14	PRIO_0[1:0]		PRIO_1[1:0]		PRIO_2[1:0]		PRIO_3[1:0]	
0x15	Reserved	BLOCK_LOR	DIV4_VAL	REVS	nM/A[1:0]		SEL[1:0]	
0x16	CNTH[7:0]							
0x17	CNTR[1:0]		PD_CLK3	PD_CLK2	PD_CLK1	PD_CLK0	CNTV[1:0]	

Table 36. Input Selection Mode Register Descriptions

Bit Field Name	Field Type	Default (Binary)	Description
			Bit Field Location
PRIO_n[1:0]	R/W	CLK_0: 11 CLK_1: 10 CLK_2: 01 CLK_3: 00	Controls the auto-selection priority of the clock input CLK_n (n = 0…3). If multiple inputs have equal priority, the order within that priority is from CLK0 (highest) to CLK3 (lowest): 00 = Priority 0 (lowest) 01 = Priority 1 10 = Priority 2 11 = Priority 3 (highest)
DIV4_VAL	R/W	0 Value: ÷1	Pre-divider for CNTV[1:0]. Use the ÷4 pre-divider for input frequencies >250MHz: 0 = ÷1 1 = ÷4
REVS	R/W	0 Value: off	Revertive Switching: The revertive input switching setting is only applicable to the two automatic selection modes shown in Table 10. If nM/A[1:0] = X0, the REVS setting has no meaning. 0 = Disabled: Re-validation of a non-selected input clock has no impact on the clock selection. 1 = Enabled: Re-validation of any non-selected input clock(s) will cause a new input selection according to the pre-set input priorities (revertive switch). An input switch is only done if the re-validated input has a higher priority than the current VCXO-PLL reference clock. Default setting is revertive switching turned off.

Table 36. Input Selection Mode Register Descriptions (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
nM/A[1:0]	R/W	00 Value: Manual Selection	Reference Input Selection Mode: In any of the manual selection modes (nM/A[1:0] = 00 or 10), the VCXO-PLL reference input is selected by SEL[1:0]. In any of the automatic selection modes, the VCXO-PLL reference input is selected by an internal state machine according to the input LOS states and the priorities in the input priority registers. 00 = Manual selection 01 = Automatic selection (no holdover) 10 = Short-term holdover 11 = Automatic selection with holdover
SEL[1:0]	R/W	00 Value: CLK0 selected	VCXO-PLL Input Reference Selection: Controls the selection of the VCXO-PLL reference input in the manual selection modes. In automatic selection modes (nM/A[1:0] = X1), SEL[1:0] has no meaning. 00 = CLK_0 01 = CLK_1 10 = CLK_2 11 = CLK_3
CNTH[7:0]	R/W	1000 0000 Value: 136ms	nMA[1:0] = 11 Automatic with holdover: Hold-off counter period. The device initiates a clock fail-over switch upon counter expiration (zero transition). The counters start to counts backwards after an LOS event is detected. The hold-off counter period is determined by the binary number of VCXO-PLL output pulses divided by CNTR[1:0]. With a VCXO frequency of 122.88MHz and CNTR[1:0] = 10, the counter has a period of (1.066 ms × binary setting). After each zero-transition, the counter automatically re-loads to the setting in this register. The default setting is 136ms (VCXO = 122.88MHz: $1/122.88\text{MHz} \times 2^{17} \times 128$).
CNTR[1:0]	R/W	10 Value: 2^{17}	nMA[1:0] = 11 Automatic with Holdover: Reference Divider *(see sub-table below)*

CNTR[1:0]	CNTH frequency (period; range)	
	122.88MHz VCXO	38.4MHz VCXO
00 = $f_{VCXO} \div 2^{15}$	—	1171Hz (0.853ms; 0–217.6ms)
01 = $f_{VCXO} \div 2^{16}$	1875Hz (0.533ms; 0–136ms)	—
10 = $f_{VCXO} \div 2^{17}$	937.5Hz (1.066ms; 0–272ms)	—

Table 36. Input Selection Mode Register Descriptions (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
CNTV[1:0]	R/W	10 Value: 32	Controls the number of required consecutive, valid input reference pulses for clock re-validation on CLK_*n* (n = 0...3), in number of input periods. At an LOS event, the re-validation counter loads this setting from the register and counts down by one with every valid, consecutive input signal period. Missing input edges (for one input period) will cause this counter to re-load its setting. An input is re-validated when the counter transitions to zero and the corresponding LOS flag is reset.
			DIV4_VAL = 0 <blank> DIV4_VAL = 1
			00 = 2 (shortest possible) <blank> 00 = 8 (shortest possible) 01 = 16 <blank> 01 = 64 10 = 32 <blank> 10 = 128 11 = 64 <blank> 11 = 256
PD_CLK_*3* PD_CLK_*2* PD_CLK_*1* PD_CLK_*0*	R/W	0 Powered-up/ Enabled	Input CLK_*n* Power-down/ Disable: 0 = Input CLK_*n* is enabled. 1 = Input CLK_*n* is powered-down and disabled. Disable individual Input CLK_*n* input to save power consumption in configurations not using the respective input and in manual switching or short-term holdover mode. Enable inputs CLK_*n* in configurations with automatic switching.
BLOCK_LOR	R/W	0 Value: Not blocked	Block Loss-of-reference (input activity) Indicator: VCXO-PLL Loss-of-lock signals nST_LOLV and nLS_LOLV are triggered by: 0 = VCXO-PLL Loss-of-lock or by inactivity of the selected reference clock. 1 = Only VCXO-PLL loss-of-lock. BLOCK_LOR = 1 will also block loss-of-reference from triggering a failure on the LOCK output pin.

SYSREF Control Registers

Table 37. SYSREF Control Register Bit Field Locations

Register Address	D7	D6	D5	D4	D3	D2	D1	D0
					Bit Field Location			
0x18	PD_S				NS[6:0]			
0x19	BIAS_TYPE				SYNC[6:0]			
0x1A					SRPC[7:0]			
0x1B					ΦREF_S[7:0]			
0x1C	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SRG	SRO
0x70	RS	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Table 38. SYSREF Control Register Descriptions

Bit Field Name	Field Type	Default (Binary)	Description
			Bit Field Location
PD_S	R/W	0	SYSREF Global Power-down (including. global delay ΦS, SYSREF frequency divider NS): 0 = SYSREF functional blocks are powered-up. 1 = SYSREF functional blocks are powered-down.

NS[6:0]	R/W	010 11 11
		
		Value: ÷1280
			SYSREF Frequency Divider:
			The value of the frequency divider is set by the product of:
			NS[6] × NS[5:4] × NS[3:2] × NS[1:0].
			
			NS[6] NS[5:4] NS[3:2] NS[1:0]
			
			0 = ÷2 00 = ÷2 00 = ÷2 00 = ÷2
			1 = ÷4 01 = ÷4 01 = ÷4 01 = ÷3
			           10 = ÷8 10 = ÷8 10 = ÷4
			           11 = ÷16 11 = ÷16 11 = ÷5
			
			The SYSREF contains four serial dividers that can be individually controlled by NS[6], NS[5:4], NS[3:2] and NS[1:0], respectively. The total NS divider is the product of the four serial dividers. Example: to achieve a SYSREF divider value of ÷384 = {2} × {4} × {16} × {3}, set NS[6] = 0, NS[5:4] = 01, NS[3:2] = 11 and NS[1:0] = 01.
			If a given output divider can be achieved by multiple NS[6:0] settings, use the highest possible divider in NS[1:0], then in NS[3:2], followed by NS[5:4] = 11 and then NS[6].

Table 38. SYSREF Control Register Descriptions (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
BIAS_TYPE	R/W	1	SYSREF Output Voltage Bias: 0 = QREF_r outputs are in a low/high state when nBIAS_r is set to 1 or during a SYSREF event. 1 = QREF_r outputs are in a cross-point biased state when nBIAS_r is set to 1 or during a SYSREF event.
SYNC[6:0]	R/W	00 00 001	SYSREF Synchronizer divider value. This divider controls the release of SYSREF pulses at coincident QCLK clock edges. For SYSREF operation, set this divider value to the least common multiple of the clock divider values N_x (x = A to E). For instance, if $N_A = N_B = \div2$, $N_C = N_D = \div3$, $N_E = \div4$ set the SYNC divider to $\div12$. SYNC6 Description: 0: SYNC[6] = 0: output frequency divider set by SYNC[2:0]. 1: SYNC[6] = 1: output frequency divider set by the product of SYNC[5:3] $\times$ SYNC[2:0]. **SYNC[5:3]** / **SYNC[2:0]** 000 = $\div2$ / 000 = $\div2$ 001 = $\div4$ / 001 = $\div3$ 010 = $\div6$ / 010 = $\div4$ 011 = $\div8$ / 011 = $\div5$ 100 = $\div4$ / 100 = $\div6$ 101 = $\div8$ / 101 = $\div7$ 110 = $\div12$ / 110 = $\div8$ 111 = $\div16$ / 111 = $\div9$ The frequency divider SYNC is composed of 2 serial dividers that can be individually controlled by the bit fields SYNC[5:3] and SYNC[2:0]. Set SYNC[6] = 0 to achieve an output divider in the range of {2, 3, 4, 5, 6, 7, 8, 9}. Set SYNC[6] = 1 to achieve an output divider value of {2, 4, 6, 8, 12,16} $\times$ {2, 3, 4, 5, 6, 7, 8, 9}. For instance, the output divider of $\div32$ = {4} $\times$ {8} is set by SYNC[6:0] = 1001110. If a given output divider can be achieved by multiple SYNC[6:0] settings, a setting with SYNC[6] = 0 is preferred. If SNYC[6] = 1, the higher divider value should be configured with SYNC[2:0].
SRPC[7:0]	R/W	0000 0010 Value: 2	SYSREF Pulse Count: Binary value of the number of SYSREF pulses generated and output at all enabled QREF outputs. Allows the generation of 1 to 255 pulses after each write access. Requires setting SRG = 0, and SRO = 0.

Table 38. SYSREF Control Register Descriptions (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
ΦREF_S[7:0]	R/W	0000 0000	ΦREF_S global SYSREF Phase Delay. This setting affects all QREF_r outputs configured as SYSREF: ΦREF_S[7:0] Delay in ps = ΦREF_S × 407ps (256 steps): 0000 0000 = 0ps … 1111 1111 = 103.760ns
SRG	R/W	0	SYSREF Pulse Generation: 0 = Internal SPI controlled SYSREF generation triggered by the RS bit. 1 = External controlled SYSREF generation using the EXT_SYS pin.
SRO	R/W	0	SYSREF Pulse Mode: 0 = Counted SYSREF pulse generation mode. Number of pulses is controlled by SRPC[7:0]. 1 = Continuous SYSREF pulse generation.
RS	W only Auto-Clear	X	Set RS = 1 to initiate the SYSREF pulse generation of SRPC-number of pulses. Powers up the SYSREF circuitry and releases the SYSREF pulse(s) as configured. RS = 1 also phase-aligns the QREF outputs to the QCLK outputs and adds the programmed delay values into the QREF paths. RS auto-clears in SYSREF counted pulse mode (if SRO = 0): SRG = 0 (internal generation): Each setting of RS initiates SYSREF pulse(s). SRG = 1 (external generation): Set RS = 1 to prepare SYSREF generation triggered by a rising edge at the EXT_SYS pin.

Status Registers

Table 39. Status Register Bit Field Locations

Register Address	Bit Field Location							
	D7	D6	D5	D4	D3	D2	D1	D0
0x68	Reserved	Reserved	IE_LOLF	IE_LOLV	IE_CLK_3	IE_CLK_2	IE_CLK_1	IE_CLK_0
0x69	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	IE_REF	IE_HOLD
0x6C	Reserved	Reserved	nLS_LOLF	nLS_LOLV	LS_CLK_3	LS_CLK_2	LS_CLK_1	LS_CLK_0
0x6D	ST_SEL[1:0]		nST_LOLF	nST_LOLV	ST_CLK_3	ST_CLK_2	ST_CLK_1	ST_CLK_0
0x6E	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LS_REF	nLS_HOLD
0x6F	Reserved	Reserved	Reserved	Reserved	Reserved	ST_VCOF	ST_REF	nST_HOLD

Table 40. Status Register Descriptions[a]

Bit Field Name	Field Type	Default (Binary)	Description
			Bit Field Location
IE_LOLF	R/W	0	Interrupt Enable for FemtoClock NG-PLL Loss-of-lock: 0 = Disabled: Setting nLS_LOLF will not cause an interrupt on nINT 1 = Enabled: Setting nLS_LOLF will assert the nINT output (nINT = 0, interrupt)
IE_LOLV	R/W	0	Interrupt Enable for VCXO-PLL Loss-of-lock: 0 = Disabled: Setting nLS_LOLV will not cause an interrupt on nINT. 1 = Enabled: Setting nLS_LOLV will assert the nINT output (nINT = 0, interrupt).
IE_CLK_n	R/W	0	Interrupt Enable for CLKn input Loss-of-signal: 0 = Disabled: Setting LS_CLK_n will not cause an interrupt on nINT. 1 = Enabled: Setting LS_CLK_n will assert the nINT output (nINT = 0, interrupt).
IE_REF	R/W	0	Interrupt Enable for LS_REF: 0 = Disabled: any changes to LS_REF will not cause an interrupt on nINT. 1 = Enabled: any changes to LS_REF will assert the nINT output (nINT = 0, interrupt).
IE_HOLD	R/W	0	Interrupt Enable for Holdover: 0 = Disabled: Setting nLS_HOLD will not cause an interrupt on nINT. 1 = Enabled: Setting nLS_HOLD will assert the nINT output (nINT = 0, interrupt).
nLS_LOLF	R/W	—	FemtoClock NG-PLL Loss-of-lock (latched status of nST_LOLF): Read 0 = ≥1 Loss-of-lock events detected after the last nLS_LOLF status latch clear. Read 1 = No Loss-of-lock detected after the last nLS_LOLF status latch clear. Write 1 = Clear status latch (clears pending nLS_LOLF interrupt).

Table 40. Status Register Descriptions[a] (Cont.)

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
nLS_LOLV	R/W	—	VCXO-PLL Loss-of-lock (latched status of nST_LOLV): Read 0 = ≥1 Loss-of-lock events detected after the last nLS_LOLV status latch clear. Read 1 = No Loss-of-lock detected after the last nLS_LOLF status latch clear. Write 1 = Clear status latch (clears pending nLS_LOLV interrupt).
LS_CLK_n	R/W	—	Input CLK_n Status (latched status of ST_CLK_n): Read 0 = ≥1 LOS events detected on CLK_n after the last LS_CLK_n status latch clear. Read 1 = No Loss-of-signal detected on CLK_n input after the last LS_CLK_n status latch clear. Write 1 = Clear LS_CLK_n status latch (clears pending LS_CLK_n interrupts on nINT).
ST_SEL[1:0]	R	—	Input Selection (momentary): Reference Input Selection Status of the state machine. In any input selection mode, reflects the input selected by the state machine: 00 = CLK_0 01 = CLK_1 10 = CLK_2 11 = CLK_3
nST_LOLF	R	—	FemtoClock NG-PLL Loss-of-lock (momentary): Read 0 = Loss-of-lock event detected. Read 1 = No Loss-of-lock detected. A latched version of this status bit is available (nLS_LOLF).
nST_LOLV	R	—	VCXO-PLL Loss-of-lock (momentary): Read 0 = Loss-of-lock event detected. Read 1 = No Loss-of-lock detected. A latched version of this status bit is available (nLS_LOLV).
ST_CLK_n	R	—	Input CLK_n Status (momentary): 0 = LOS detected on CLK_n. 1 = No LOS detected, CLK_n input is active. Latched versions of these status bits are available (LS_CLK_n).
LS_REF	R/W	—	PLL Reference Status (latched status of ST_REF): Read 0 = Reference is lost after the last LS_REF status latch clear. Read 1 = Reference is valid after the last LS_REF status latch clear. Write 1 = Clear LS_REF status latch (clears pending LS_REF interrupts on nINT).

Table 40. Status Register Descriptions[a] (Cont.)

Bit Field Location			
Bit Field Name	**Field Type**	**Default (Binary)**	**Description**
nLS_HOLD	R/W	—	Holdover Status Indicator (latched status of nST_HOLD): Read 0 = VCXO-PLL has entered holdover state at least 1 time after the last nLS_HOLD status latch clear. Read 1 = VCXO-PLL is (or attempts to) lock(ed) to an input clock. Write 1 = Clear status latch (clears pending nLS_HOLD interrupt).
ST_VCOF	R	—	FemtoClock NG-PLL Calibration Status (momentary): Read 0 = FemtoClock NG PLL auto-calibration is completed. Read 1 = FemtoClock NG PLL calibration is active (not completed).
ST_REF	R	—	Input Reference Status: 0 = No input reference present. 1 = Input reference is present.
nST_HOLD	R	—	Holdover Status Indicator (momentary): 0 = VCXO-PLL in holdover state, not locked to any input clock. 1 = VCXO-PLL is (or attempts to) lock(ed) to input clock. A latched version of this status bit is available (nLS_HOLD).

[a] CLK*n* = CLK0, CLK1, CLK2, CLK3.

General Control Registers

Table 41. General Control Register Bit Field Locations

Register Address	Bit Field Location							
	D7	D6	D5	D4	D3	D2	D1	D0
0x71	INIT_CLK	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x72	RELOCK	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x73	PB_CAL	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CPOL

Table 42. General Control Register Descriptions

Bit Field Location			
Bit Field Name	Field Type	Default (Binary)	Description
INIT_CLK	W only Auto-Clear	X	Set INIT_CLK = 1 to initialize divider functions. Required as part of the startup procedure.
RELOCK	W only Auto-Clear	X	Setting this bit to 1 will force the FemtoClock NG PLL to re-lock.
PB_CAL	W only Auto-Clear	X	Precision Bias Calibration: Setting this bit to 1 will start the calibration of an internal precision bias current source. The bias current is used as a reference for outputs configured as LVDS and as a reference for the charge pump currents. This bit will auto-clear after the calibration is completed. Set as part of the startup procedure.
CPOL	R/W	0	SPI Read Operation SCLK Polarity: 0 = Data bits on SDAT are output at the falling edge of SCLK edge. 1 = Data bits on SDAT are output at the rising edge of SCLK edge.

Electrical Characteristics

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8V19N490-24 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 43. Absolute Maximum Ratings

Item	Rating
Supply Voltage, V_{DD_V}	3.6V
Inputs	-0.5V to V_{DD_V} +0.5V
Outputs, V_O (LVCMOS)	-0.5V to V_{DD_V} +0.5V

Outputs, I_O (LVPECL)
  Continuous Current
  Surge Current
	50mA
	100mA

Outputs, I_O (LVDS) Continuous Current Surge Current	50mA 100mA
Input Termination Current, I_{VT}	±35mA
Operating Junction Temperature, T_J	125°C
Storage Temperature, T_{STG}	-65°C to 150°C
ESD - Human Body Model[a]	2000V
ESD - Charged Device Model[a]	500V

[a] According to JEDEC JS-001-2012/JESD22-C101.

Input Characteristics

Table 44. Input Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}[a]	Input Capacitance	OSC, nOSC			2	4	pF
		Other inputs			2	4	pF
R_{PU}	Input Pull-up Resistor	nOSC, SDAT, nCS, nCLK_[0:3]			51		kΩ
R_{PD}	Input Pull-down Resistor	EXT_SYS, CLK_[0:3], nCLK_[0:3], OSC, nOSC, SCLK, SELSV			51		kΩ
R_{OUT}	LVCMOS Output Impedance	nINT, LOCK			25		Ω

[a] Guaranteed by design.

DC Characteristics

Table 45. Power Supply DC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD_V}	Core Supply Voltage		3.135	3.3	3.465	V
I_{DD_V}	Total Power Supply Current			1415		mA

Table 46. 8V19N490-24 Typical Power Supply DC Current Characteristics, V_{DD_V} = 3.3V ± 5%, T_A = -40°C to +85°C[a]

Symbol	Supply Pin Current		Test Case 1	2	3	4	5	6	Unit
—	QCLK_y	Style	LVPECL	LVPECL	LVPECL	LVPECL	LVDS	LVDS	—
		State	On	On	On	On	On	On	—
		Amplitude	500	750	1000	250	500	750	mV
—	QREF_r	Style	LVDS	LVDS	LVDS	LVDS	LVDS	LVDS	—
		State	On	On	Off	On	Off	Off	—
		Amplitude	500	500	—	250	—	—	mV
I_{DD_CA}	Current through VDD_QCLKA pin		89	102.9	114.9	74.9	66.1	87.3	mA
I_{DD_CB}	Current through VDD_QCLKB pin		78.8	89.4	98.2	67.9	55.5	68.7	mA
I_{DD_CC}	Current through VDD_QCLKC pin		79.2	89.9	98.7	68.2	55.2	69	mA
I_{DD_CD}	Current through VDD_QCLKD pin		49.1	54.4	59.1	45.9	37.3	44.2	mA
I_{DD_CE}	Current through VDD_QCLKE pin		69.1	78	85.6	60.1	56.9	70.7	mA

Table 46. 8V19N490-24 Typical Power Supply DC Current Characteristics, V$_{DD\_V}$ = 3.3V ± 5%, T$_A$ = -40°C to +85°C[a]

Symbol	Supply Pin Current	Test Case						Unit
		1	2	3	4	5	6	
I$_{DD\_RA}$	Current through VDD_QREFA pin	75.2	75.1	2.3	53.3	2.3	2.3	mA
I$_{DD\_RB}$	Current through VDD_QREFB pin	49.8	49.7	1.6	35.2	1.6	1.6	mA
I$_{DD\_RC}$	Current through VDD_QREFC pin	50.4	50.4	1.6	35.8	1.6	1.6	mA
I$_{DD\_RD}$	Current through VDD_QREFD pin	25.6	26	0.8	18.2	0.8	0.8	mA
I$_{DD\_INP}$	Current through VDD_INP pin	76.9	76.9	77.2	76.8	82.9	82.9	mA
I$_{DD\_SPI}$	Current through VDD_SPI pin	6	6.1	6.3	4.4	6.2	6.2	mA
I$_{DD\_OSC}$	Current through VDD_OSC and VDD_CP pins	36.7	36.8	36.7	38.7	38.1	38.1	mA
I$_{DD\_SYNC}$	Current through VDD_SYNC pin	80.6	80.6	1.9	80.7	1.9	1.9	mA
I$_{DD\_CPF}$	Current through VDD_CPF pin	56.8	56.9	56.8	56.8	56.8	59.3	mA
I$_{DD\_LCV}$	Current through VDD_LCV pin	72.9	72.3	72.2	73	72.3	72.3	mA
I$_{DD\_LCF}$	Current through VDD_LCF pin	54.4	54.4	54.4	54.4	59.3	59.3	mA
P$_{TOT}$	Total Device Power Consumption	2.72	2.06	2.03	2.42	1.97	2.2	W
P$_{TOT, SYS}$	Total System Power Consumption[b]	3.14	3.30	2.54	2.79	1.97	2.20	W

[a] Configuration: f$_{CLK}$ (input) = 122.88MHz, f$_{SYSREF}$ = 7.68MHz, internal SYSREF generation (continuous), QA[2:0] = 2457.6MHz, QB[1:0] = 245.76MHz, QC[1:0] = 245.76MHz, QD = 491.52MHz, QE[1:0] = 122.88MHz). QCLK_y outputs terminated according to amplitude settings. QREF_*r* outputs unterminated when SYSREF is turned off.

[b] Includes total device power consumption and the power dissipated in external output termination components.

Table 47. LVCMOS DC Characteristics, V$_{DD\_V}$ = 3.3V ±5%, T$_A$ = -40°C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			Control Input SELSV (3.3V logic)				
V$_{IH}$	Input High Voltage			2.0		V$_{DD\_V}$	V
V$_{IL}$	Input Low Voltage			-0.3		0.8	V
I$_{IH}$	Input High Current	Input with pull-down resistor	V$_{DD\_V}$ = 3.3V, V$_{IN}$ = 3.3V			150	µA
I$_{IL}$	Input Low Current		V$_{DD\_V}$ = 3.3V, V$_{IN}$ = 0V	-5			µA
			SYSREF Trigger Input EXT_SYS (1.8V/3.3V selectable logic)				
V$_{IH}$	Input High Voltage		1.8V logic (SELSV = 0)	1.17		V$_{DD\_V}$	V
			3.3V logic (SELSV = 1)	2.0		V$_{DD\_V}$	V
V$_{IL}$	Input Low Voltage		1.8V logic (SELSV = 0)	-0.3		0.63	V
			3.3V logic (SELSV = 1)	-0.3		0.8	V

Table 47. LVCMOS DC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C (Cont.)

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	Input with pull-down resistor	V_{DD_V} = 3.3V, V_{IN} = 1.8V or 3.3V			150	µA
I_{IL}	Input Low Current		V_{DD_V} = 3.3V, V_{IN} = 0V	-5			µA
SPI Inputs SDAT (when input), SCLK, nCS (1.8V/3.3V selectable logic with input hysteresis)							
V_I	Input Voltage			-0.3		V_{DD_V}	V
V_{T+}	Positive-going Input Threshold Voltage		1.8V logic (SELSV = 0)	0.660		1.350	V
			3.3V logic (SELSV = 1)		1.8–2.1		V
V_{T-}	Negative-going Input Threshold Voltage		1.8V logic (SELSV = 0)	0.495		1.170	V
			3.3V logic (SELSV = 1)		0.75–0.97		V
V_H	Hysteresis Voltage		$V_{T+} - V_{T-}$	0.165		0.780	V
SPI output DAT (when output), nINT, LOCK (1.8V/3.3V selectable logic)							
V_{OH}	Output High Voltage		1.8V logic (SELSV = 0) I_{OH} = -4mA	1.35			V
			3.3V logic (SELSV = 1) I_{OH} = -4mA	2.4			V
V_{OL}	Output Low Voltage		1.8V logic (SELSV = 0) I_{OL} = 4mA			0.45	V
			3.3V logic (SELSV = 1) I_{OL} = 4mA			0.4	V

Table 48. Differential Input DC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	Inputs with pull-down resistor[a]	V_{DD_V} = V_{IN} = 3.465V			150	µA
		Pull-down/pull-up inputs[b]				150	µA
I_{IL}	Input Low Current	Inputs with pull-down resistor	V_{DD_V} = 3.465V, V_{IN} = 0V	-150			µA
		Pull-down/pull-up inputs[b]		-150			µA

[a] Non-Inverting inputs: CLK_n, OSC.

[b] Inverting inputs: nCLK_n, nOSC.

Table 49. LVPECL DC Characteristics (QCLK_y, QREF_r, STYLE = 1), V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage[a]	250mV amplitude setting	V_{DD_V} – 0.975	V_{DD_V} – 0.875	V_{DD_V} – 0.774	V
		500mV amplitude setting	V_{DD_V} – 1.000	V_{DD_V} – 0.904	V_{DD_V} – 0.805	V
		750mV amplitude setting	V_{DD_V} – 1.100	V_{DD_V} – 0.937	V_{DD_V} – 0.829	V
		1000mV amplitude setting	V_{DD_V} – 1.100	V_{DD_V} – 0.962	V_{DD_V} – 0.861	V
V_{OL}	Output Low Voltage	250mV amplitude setting	V_{DD_V} – 1.250	V_{DD_V} – 1.150	V_{DD_V} – 1.040	V
		500mV amplitude setting	V_{DD_V} – 1.540	V_{DD_V} – 1.420	V_{DD_V} – 1.131	V
		750mV amplitude setting	V_{DD_V} – 1.810	V_{DD_V} – 1.690	V_{DD_V} – 1.580	V
		1000mV amplitude setting	V_{DD_V} – 2.090	V_{DD_V} – 1.960	V_{DD_V} – 1.840	V

[a] Outputs terminated with 50Ω to V_{DD_V} – 1.5V (250mV amplitude setting), V_{DD_V} – 1.75V (500mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{DD_V} – 2.25V (1000mV amplitude setting).

Table 50. LVDS DC Characteristics (QCLK_y, QREF_r, STYLE = 0), V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OS}	Offset Voltage[a]	250mV amplitude setting	2.10	2.40	2.70	V
		500mV amplitude setting	1.90	2.23	2.60	V
		750mV amplitude setting	1.80	2.08	2.4	V
		1000mV amplitude setting	1.60	1.93	2.20	V
ΔV_{OS}	V_{OS} Magnitude Change				80	mV

[a] V_{OS} changes with V_{DD_V}.

AC Characteristics

Table 51. AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C[a] [b]

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{VCO}	VCO Frequency			2400	2457.6	2500	MHz
f_{OUT}	Output Frequency	QCLK_*y*, QREF_*r* (lock)	N = ÷1		2457.6		MHz
		QCLK_*y*, QREF_*r* (lock)	N = ÷2		1228.8		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷4		614.4		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷4		614.4		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷5		491.52		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷8		307.2		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷10		245.76		MHz
		QCLK_*y*, QREF_*r* (clock)	N = ÷20		122.88		MHz
		QREF_*r* (SYSREF)		0.480		38.4	MHz
f_{CLK}	Input Frequency	CLK_*n*		1.92[c]	245.76	2000	MHz
f_{VCXO}	VCXO Frequency			30.72	122.88		MHz
Δ_{fp}	Static Frequency Error		f_{CLK} = 0ppb frequency deviation			0	ppb
Δ_{frms}	Dynamic Frequency Error RMS[d]		f_{CLK} = 0ppb frequency deviation			0.5	ppb
V_{IN}	Input Voltage Amplitude[e]	CLK_*n, OSC/nOSC*		0.15		1.2	V
V_{DIFF_IN}	Differential Input Voltage Amplitude[e], [f]	CLK_*n, OSC/nOSC*		0.3		2.4	V
V_{CMR}	Common Mode Input Voltage			1.0		$V_{DD\_V} - (V_{IN} / 2)$	V
odc	Output Duty Cycle		QCLK_*y*, QREF_*r* (clock)	45	50	55	%
t_R / t_F	Output Rise/Fall Time, Differential	LVPECL QCLK_*y*, QREF_*r*	20% to 80%			250	ps
		LVDS QCLK_*y*, QREF_*r*	20% to 80%			250	ps
		SYSREF, LVDS QREF_*r*	20% to 80%			250	ps
	Output Rise/Fall Time	LVCMOS outputs	20% – 80%			1	ns

Table 51. AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C[a] [b] (Cont.)

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Units
$V_{O(PP)}$[g]	LVPECL Output Voltage Swing, Peak-to-peak; (see Table 54)	250mV amplitude	2457.6MHz 491.52MHz		260		mV
		500mV amplitude	2457.6MHz 491.52MHz		490		mV
		750mV amplitude	2457.6MHz 491.52MHz		700		mV
		1000mV amplitude	2457.6MHz 491.52MHz		860		mV
	LVPECL Differential Output Voltage Swing, Peak-to-peak; 2457.6MHz; (see Table 54)	250mV amplitude	2457.6MHz 491.52MHz		520		mV
		500mV amplitude	2457.6MHz 491.52MHz		980		mV
		750mV amplitude	2457.6MHz 491.52MHz		1400		mV
		1000mV amplitude	2457.6MHz 491.52MHz		1720		mV
V_{OD}[h]	LVDS Output Voltage Swing, Peak-to-peak; 2457.6MHz; (see Table 54)	250mV amplitude	2457.6MHz 491.52MHz		165		mV
		500mV amplitude	2457.6MHz 491.52MHz		340		mV
		750mV amplitude	2457.6MHz 491.52MHz		470		mV
		1000mV amplitude	2457.6MHz 491.52MHz		660		mV
	LVDS Differential Output Voltage Swing, Peak-to-peak; 2457.6MHz; (see Table 54)	250mV amplitude	2457.6MHz 491.52MHz		330		mV
		500mV amplitude	2457.6MHz 491.52MHz		680		mV
		750mV amplitude	2457.6MHz 491.52MHz		940		mV
		1000mV amplitude	2457.6MHz 491.52MHz		1220		mV
Δt_{PD}	Propagation Delay Variation between Reference Input and any QCLK_y Output			-200		+200	ps

Table 51. AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C[a] [b] (Cont.)

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$t$sk(o)	Output Skew; NOTE[i], [j], [k]	QCLK_y	Same N divider			100	ps
		QCLK_y	Any N divider, incident rising edge			100	ps
		QREF_r (clock)				100	ps
		QREF_r (SYSREF)			100	150	ps
		QREF_r (clock) to QCLK_y	Any divider, incident rising QCLK edge		100	150	ps
		QREF_r (SYSREF) to QCLK_y	Any divider, incident rising QCLK edge		100	150	ps
ΔΦ	Output Isolation between any Neighboring Clock Output		f_{OUT} = 1228.8MHz		75		dB
			f_{OUT} = 491.52MHz	65	90		dB
			f_{OUT} = 245.76MHz	70	90		dB
ΔΦ	Output Isolation between any QCLK_y, QREF_r (SYSREF[l]) Output		Both SYSREF and clock signals active	50	90		dB
$t_{D, LOS}$	LOS State Detected (measured in input reference periods)		f_{CLK} = 122.88MHz			2	T_{IN}
			f_{CLK} = 245.76MHz			3	T_{IN}
$t_{D, LOCK}$	PLL Lock Detect		PLL re-lock time after a short-term holdover scenario. Measured from LOS to both PLLs lock-detect asserted; hold-off timer = 200 (CNTR = 2^{17}, f_{VCXO} = 122.88MHz, f_{IN} = 245.76MHz or 122.88MHz), VCXO-PLL bandwidth = 100Hz, initial frequency error <200 ppm.			300	ms
$t_{D, RES}$	PLL Lock Residual Time Error		Refer to PLL lock detect $t_{D,LOCK}$. Reference point: final value of clock output phase after all phase transitions settled.			20	ns
Δf_{HOLD}	Holdover Accuracy		Maximum frequency deviation during a holdover duration of 200ms and after the clock re-validate event.		±0.5	±5	ppm

Table 51. AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C[a] [b] (Cont.)

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$t_{D, RES-H}$	Holdover Residual Error		Measured 50ms after the reference clock re-appeared in a holdover scenario. Reference point: final value of clock output phase after all phase transitions settled.			±8.138	ns
t_H	Hold Time	EXT_SYS to CLK_n[m]		2.5			ns
t_S	Setup Time	EXT_SYS to CLK_n[m]		0			ns
t_W	Pulse Width	EXT_SYS[m]		4			ns

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] VCXO-PLL bandwidth = 100Hz.

[c] Minimum input frequency for the loss the input reference detector is f_{VCO}/M_{V1}(maximum).

[d] RMS frequency error, measured at any QCLK_y output, caused by Gaussian noise. Weighted with a 1ms low pass time window filter.

[e] V_{IL} should not be less than -0.3V and V_{IH} should not be greater than V_{DD_V}.

[f] Common Mode Input Voltage is defined as the cross-point voltage.

[g] LVPECL outputs terminated with 50Ω to V_{DD_V} – 1.5V (250mV amplitude setting), V_{DD_V} – 1.75V (500mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{DD_V} – 2.25V (1000mV amplitude setting).

[h] LVDS outputs terminated 100Ω across terminals.

[i] This parameter is defined in accordance with JEDEC standard 65.

[j] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

[k] Align QCLK_y to QREF_r outputs according to Recommended Delay Settings for Closest Clock-SYSREF Output Phase Alignment.

[l] SYSREF frequencies: 30.72MHz, 15.36MHz, 7.68MHz.

[m] SYSREF External trigger mode, BYPV = 0, BYPF = 1 (PLL feedback through M_{V0} and M_{V1}), P_{V0} = ÷1024, M_{V0} = ÷1024, M_{V1} = ÷12, N_S = ÷384, SYNC = ÷12, f_{IN} = 245.76MHz (see Figure 8).

Table 52. Clock Phase Noise Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C [a] [b] [c]

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$f_{jit(\emptyset)}$	Clock RMS Phase Jitter (Random), 491.52MHz		Integration Range: 1kHz – 76.8MHz		75		fs
			Integration Range: 12kHz – 20MHz		57	150	fs
$\Phi_N(10)$	Clock Single-side Band Phase Noise	2457.6MHz	10Hz offset		-58		dBc/Hz
$\Phi_N(100)$			100Hz offset		-87		dBc/Hz
$\Phi_N(500)$			500Hz offset from carrier		-106		dBc/Hz
$\Phi_N(1k)$			1kHz offset from carrier		-111		dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-115		dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-119		dBc/Hz
$\Phi_N(100k)$			100kHz offset from carrier		-121		dBc/Hz
$\Phi_N(200k)$			200kHz offset from carrier		-124		dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-135		dBc/Hz
$\Phi_N(5M)$			5MHz offset from carrier		-150		dBc/Hz
$\Phi_N(\geq 10M)$			≥10MHz offset from carrier and noise floor		-151		dBc/Hz
$\Phi_N(10)$	Clock Single-side Band Phase Noise	491.52MHz	10Hz offset		-71	-53	dBc/Hz
$\Phi_N(100)$			100Hz offset		-102	-85	dBc/Hz
$\Phi_N(500)$			500Hz offset from carrier		-120	-106	dBc/Hz
$\Phi_N(1k)$			1kHz offset from carrier		-126	-112	dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-129	-123	dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-133	-123	dBc/Hz
$\Phi_N(100k)$			100kHz offset from carrier		-134	-126	dBc/Hz
$\Phi_N(200k)$			200kHz offset from carrier		-137	-129	dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-148	-144	dBc/Hz
$\Phi_N(5M)$			5MHz offset from carrier		-156	-150	dBc/Hz
$\Phi_N(\geq 10M)$			≥10MHz offset from carrier and noise floor		-157	-153	dBc/Hz

Table 52. Clock Phase Noise Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C [a] [b] [c] (Cont.)

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$\Phi_N(10)$	Clock Single-side Band Phase Noise	245.76MHz	10Hz offset		-78	-59	dBc/Hz
$\Phi_N(100)$			100Hz offset		-107	-91	dBc/Hz
$\Phi_N(500)$			500Hz offset from carrier		-126	-112	dBc/Hz
$\Phi_N(1k)$			1kHz offset from carrier		-132	-118	dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-135	-129	dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-139	-129	dBc/Hz
$\Phi_N(100k)$			100kHz offset from carrier		-141	-134	dBc/Hz
$\Phi_N(200k)$			200kHz offset from carrier		-144	-135	dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-153	-150	dBc/Hz
$\Phi_N(5M)$			5MHz offset from carrier		-159	-153	dBc/Hz
$\Phi_N(\geq10M)$			≥10MHz offset from carrier and noise floor		-160	-153	dBc/Hz
		491.52MHz	100Hz–300Hz		-86	-83	dBc
			300Hz–100kHz		-89	-89	dBc
			100kHz–100MHz		-101	-85	dBc
			122.88MHz reference spurious		-80	-70	dBc
			245.76MHz reference spurious		-80	-70	dBc
		245.76MHz	100Hz–300Hz		-92	-89	dBc
			300Hz–100kHz		-101	-95	dBc
			100kHz–100MHz		-104	-85	dBc
			122.88MHz reference spurious		-80	-70	dBc

[a] Phase noise and spurious specifications apply for device operation with QREF_*r* outputs inactive (no SYSREF pulses generated). Phase noise specifications are applicable for all outputs active, Nx not equal.

[b] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[c] Phase noise characteristics at lower frequency offsets (10Hz ~1kHz) is primarily a function of the VCXO phase noise: VCXO characteristics: f = 122.88MHz; phase noise: -80dBc/Hz(10Hz), -113dBc/Hz(100Hz), -141dBc/Hz(1kHz), -157dBc/Hz(10kHz), -160dBc/Hz(100kHz):.

Table 53. SYSREF Phase Noise Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C [a] [b]

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$\Phi_N(500)$	SYSREF Single-side Band Phase Noise	30.72MHz	500Hz offset		-136	-130	dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-152	-130	dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-155	-140	dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-156	-145	dBc/Hz
$\Phi_N(\geq 3M)$			≥3MHz offset from carrier and noise floor		-157	-145	dBc/Hz
$\Phi_N(500)$	SYSREF Single-side Band Phase Noise	15.36MHz	500Hz offset		-132	-130	dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-148	-130	dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-157	-140	dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-160	-145	dBc/Hz
$\Phi_N(\geq 3M)$			≥3MHz offset from carrier and noise floor		-160	-145	dBc/Hz
$\Phi_N(500)$	SYSREF Single-side Band Phase Noise	7.68MHz	500Hz offset		-134		dBc/Hz
$\Phi_N(10k)$			10kHz offset from carrier		-146		dBc/Hz
$\Phi_N(60k)$			60kHz offset from carrier		-157		dBc/Hz
$\Phi_N(800k)$			800kHz offset from carrier		-157		dBc/Hz
$\Phi_N(\geq 3M)$			≥3MHz offset from carrier and noise floor				dBc/Hz
Φ	Spurious Signals[c]	30.72 MHz	>500Hz		-60	-56	dBc
		15.36 MHz	>500Hz		-60	-56	dBc
		7.68MHz	>500Hz		-60	-56	dBc

[a] Phase noise is measured as additive phase noise contribution by the device on all SYSREF outputs, dividers and channel logic. SYSREF signals measured as continued clock signal. Clock signals (QCLK) are turned on.

[b] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[c] Measured as sum of all spurious amplitudes in one side band in the offset frequency range above 500Hz, excluding the harmonics of the fundamental frequency of n × f_{SYSREF} (e.g. n × 7.68MHz).

Figure 8. EXT_SYS Input Timing Diagram

Table 54. 8V19N490-24 AC Characteristics: Typical QCLK_y Output Amplitude, V_{DD_V} = 3.3V, T_A = 85°C[a]

Symbol	Parameter	Test Conditions	QCLK_y Output Frequency in MHz						Units
			2457.6	1228.8	614.4	491.52	307.2	245.76	
$V_{O(PP)}$[b]	LVPECL Output Voltage Swing, Peak-to-peak	250mV amplitude setting	257	281	270	273	278	283	mV
		500mV amplitude setting	456	520	508	505	540	528	mV
		750mV amplitude setting	620	772	749	744	776	768	mV
		1000mV amplitude setting	748	1000	968	984	1000	1016	mV
V_{OD}[c]	LVDS Output Voltage Swing, Peak-to-peak	250mV amplitude setting	145	200	220	220	230	230	mV
		500mV amplitude setting	310	432	450	450	470	478	mV
		750mV amplitude setting	455	615	685	680	720	732	mV
		1000mV amplitude setting	580	860	931	910	970	990	mV

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] LVPECL outputs terminated with 50Ω to V_{DD_V} – 1.5V (250mV amplitude setting), V_{DD_V} – 1.75V (500mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{DD_V} – 2.25V (1000mV amplitude setting).

[c] LVDS outputs terminated 100Ω across terminals.

Clock Phase Noise Characteristics

Measurement conditions for phase noise characteristics:

- VCXO characteristics: f = 122.88MHz; phase noise: -80dBc/Hz(10Hz), -113dBc/Hz(100Hz), -141dBc/Hz(1kHz), -157dBc/Hz(10kHz), -160dBc/Hz(100kHz):
- Input frequency: 245.76MHz
- I_{CPV} VCXO-PLL charge pump current: 0.2mA
- VCXO-PLL bandwidth: 6Hz
- I_{CPF} FemtoClock NG charge pump current: 1.4mA
- FemtoClock NG PLL bandwidth: 111kHz
- V_{DD_V} = 3.3V, T_A = 25°C

Figure 9. 2457.6MHz Output Phase Noise

**Figure 10. 491.52MHz Output Phase Noise**

**Figure 11. 245.76MHz Output Phase Noise**

Application Information

Power Supply Design and Recommend Application Schematics

Careful power supply and board design is required for best possible AC performance including phase noise and spurious suppression. The analog power supply pins VDD_OSC, VDD_CP, VDD_CPF, VDD_LCF and VDD_LCV require a very clean power supply isolated from the output power supply (VDD_QCLK_y and VDD_QREF_r). Output power supplies should be isolated from each other. The VDD_LCF power supply pin must be supplied by a low-noise LDO with a noise voltage of <6μV or lower. Please refer to the *8V19N490 Hardware Design Guide* for information about power supply and isolation, loop filter design for VCXO and VCO, schematics, input and output interfaces/terminations and an example schematics.

Termination for QCLK_y, QREF_r LVDS Outputs (STYLE = 0)

Figure 12 shows an example termination for the QCLK_*y,* QREF_*r* LVDS outputs. In this example, the characteristic transmission line impedance is 50Ω. The termination resistor R (100Ω) is matched to the line impedance. The termination resistor must be placed at the end of the transmission line. No external termination resistor is required if R is an internal part of the receiver circuit. The LVDS termination in Figure 12 is applicable for any output amplitude setting specified in Table 15.

Figure 12. LVDS (SYLE = 0) Output Termination

AC Termination for QCLK_y, QREF_r LVDS Outputs (STYLE = 0)

Figure 13 and Figure 14 show AC termination examples for the QCLK_*y,* QREF_*r* LVDS outputs. In the examples, the characteristic transmission line impedance is 50Ω. In Figure 13, the termination resistor R (100Ω) is placed at the end of the transmission line. No external termination resistor is required if R is an internal part of the receiver circuit, which is shown in Figure 12. The LVDS terminations in both Figure 13 and Figure 14 are applicable for any output amplitude setting specified in Table 15. The receiver input should be re-biased according to its common mode range specifications.

**Figure 13. LVDS (SYLE = 0) AC Output Termination**

Figure 14. LVDS (SYLE = 0) AC Output Termination

V_{DD_V}

0.1µF

T = 50Ω

0.1µF

LVDS

R = 100Ω

Termination for QCLK_y, QREF_r LVPECL Outputs (STYLE = 1)

Figure 15 shows an example termination for the QCLK_*y*, QREF_*r* LVPECL outputs. In this example, the characteristic transmission line impedance is 50Ω. The R1 (50Ω) and R2 (50Ω) resistors are matched load terminations. The output is terminated to the termination voltage V_T. The V_T must be set according to the output amplitude setting defined in Table 15. The termination resistors must be placed close to the end of the transmission line.

Figure 15. LVPECL (STYLE = 1) Output Termination

V_{DD_V} V_T

$R_1 = 50Ω$ $R_2 = 50Ω$

T = 50Ω

LVPECL

$V_T = V_{DD\_V} - 1.50V$ (250mV Amplitude)

$V_T = V_{DD\_V} - 1.75V$ (500mV Amplitude)

$V_T = V_{DD\_V} - 2.00V$ (750mV Amplitude)

$V_T = V_{DD\_V} - 2.25V$ (1000mV Amplitude)

Thermal Characteristics

Table 55. Thermal Characteristics for the 100 CABGA package[a]

Multi-Layer PCB, JEDEC Standard Test Board				
Symbol	Thermal Parameter	Condition	Value	Unit
Θ_{JA}	Junction-to-ambient	0 m/s air flow	24.06	°C/W
		1 m/s air flow	20.89	
		2 m/s air flow	19.07	
		3 m/s air flow	18.05	
		4 m/s air flow	17.46	
		5 m/s air flow	17.03	
Θ_{JC}	Junction-to-case	—	8.54	
Θ_{JB}	Junction-to-board[b]	—	6.43	
Ψ_{JB}	Junction-to-board[c]	—	4.15	

[a] Standard JEDEC 2S2P multilayer PCB.

[b] Thermal model where the heat dissipated in the component is conducted through the board. T_B is measured on or near the component lead.

[c] Thermal model where the majority of the heat dissipates through the board and a minority through the top of the package. T_B is measured on or near the component lead.

Temperature Considerations

The device supports applications in a natural convection environment as long as the junction temperature does not exceed the specified junction temperature T_J. In applications where the heat dissipates through the PCB, Θ_{JB} is the correct metric to calculate the junction temperature. Ψ_{JB} is the right metric in all other applications where the majority of the heat dissipates through the board (80%) and a minority (20%) through the top of the device. The following calculation uses the junction-to-board thermal characterization parameter Θ_{JB} to calculate the junction temperature (T_J). Care must be taken to not exceed the maximum allowed junction temperature T_J of 125 °C.

The junction temperature T_J is calculated using the following equation: $T_J = T_B + P_{TOT} \times \Psi_{JB}$

where:

- T_J is the junction temperature at steady state conditions in °C
- T_B is the board temperature at steady state condition in °C, measured on or near the component lead
- Ψ_{JB} is the thermal characterization parameter to report the difference between T_J and T_B
- P_{TOT} is the total device power dissipation

The 8V19N490-24 maximum power dissipation scenario: With the maximum allowed junction temperature and the maximum device power consumption and at the max supply voltage of 3.3V + 5%, the maximum supported board temperature can be determined. In the device configuration for the maximum power consumption, I_{DD_V} is 1375mA (see Table 45). In this configuration, all outputs are active and configured to LVDS, the output amplitude is set to 1000mV (QOSC: 750,V amplitude) and outputs use a 100Ω termination:

- Total system power dissipation (incl. termination resistor power): $P_{TOT} = V_{DD\_V, MAX} \times I_{DD\_V, MAX} = 3.465V \times 1375mA = 4.7643W$
- Total device power dissipation (excluding termination resistor power): $P_{TOT} = 4.7643W$

In this scenario and with the Ψ_{JB} thermal model, the maximum supported board temperature is:

- $T_{B, MAX} = T_{J, MAX} - \Psi_{JB} \times P_{TOT}$
- $T_{B, MAX} = 125°C - 6.43°C/W \times 4.7643W$
- $T_{B, MAX} = 94.4°C$

Application using the device at the maximum power dissipation must keep the board temperature below 93.9°C.

Application power dissipation scenarios: Applications may use device settings that result in a lower power dissipation than the maximum power scenario. The device is a multi-functional, high-speed device that targets a variety of applications. Since this device is highly programmable with a broad range of settings and configurations, the power consumption will vary as settings and configurations are changed. Table 45 shows the typical current consumption and total device power consumption along with the junction temperature for the 6 test cases shown in Table 46. The table also displays the maximum board temperature for the Θ_{JB} model.

Table 56. Typical Device Power Dissipation and Junction Temperature

| Test Case[a]	Output Configuration	Device		Θ_{JB} Thermal Model	
		I_{DD_TOT}	P_{TOT}	T_J[b]	$T_{B,MAX}$[c]
		mA	W	°C	°C
1	QCLK: LVPECL, 500mV QREF: LVDS, 500mV	950.4	2.72	102.5	107.5
2	QCLK: LVPECL, 750mV QREF: LVDS, 500mV	999.7	2.06	103.2	106.8
3	QCLK: LVPECL, 1000mV QREF: LVDS (off)	768.1	2.03	98.1	111.9
4	QCLK: LVPECL, 250mV QREF: LVDS, 250mV	844.2	2.42	100.6	109.4
5	QCLK: LVDS, 500mV QREF: LVDS (off)	596.9	1.97	97.7	112.3
6	QCLK: LVDS, 750mV QREF: LVDS (off)	665.7	2.2	99.1	110.9

[a] For device settings (see Table 46)).

[b] Junction temperature at board temperature T_B = 85°C.

[c] Maximum board temperature for junction temperature <125°C.

Package Drawings

Figure 16. Package Drawings

Figure 17. Recommended Land Pattern

Marking Diagram

Figure 18. Marking Diagram

1. Line 1 indicates the part number.

2. Line 2 indicates the part number suffix

2. Line 3:
   - "YYWW" is the last digit of the year and week that the part was assembled.
   - #: denotes sequential lot number.
   - $: denotes mark code.

Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8V19N490-24BDGI	IDT8V19N490-24BDGI	11 × 11 × 1.2 mm 100-CABGA	Tray	-40°C to +85°C
8V19N490-24BDGI8	IDT8V19N490-24BDGI		Tape & Reel	

Revision History

Revision Date	Description of Change
July 27, 2017	▪ Changed the definition of nBIAS_r in Table 18 ▪ Updated the definition of 0x76 in Table 29 ▪ Updated V_{DIFF_IN} in Table 51 ▪ Completed several minor improvements throughout the document
June 6, 2017	Updated the description of 0x1D–0x1F in Table 26.
April 24, 2017	Table 52, swapped $t_{jit}(\varnothing)$ typical specs.
April 3, 2017	Initial release.

Glossary

Abbreviation	Description
Index n	Denominates a clock input CLK_n. Range: 0 to 3.
Index x	Denominates a channel, channel frequency divider and the associated configuration bits. Range: A, B, C, D, E.
Index y	Denominates a QCLK output and associated configuration bits. Range: A0, A1, A2, B0, B1, C0, C1, D, E0, E1.
Index r	Denominates a QREF output and associated configuration bits. Range: A0, A1, A2, B0, B1, C0, C1, D.
V_{DD_V}	Denominates voltage supply pins. Range: VDD_QCLKA, VDD_QREFA, VDD_QCLKB, VDD_QREFB, VDD_QCLKC, VDD_QREFC, VDD_QCLKD, VDD_QREFD, VDD_QCLKE, VDD_SPI, VDD_INP, VDD_LCV, VDD_LCF, VDD_CP, VDD_SYNC, VDD_CPF,VDD_OSC.
status_condition	Status conditions are: LOLV (Loss of VCXO-PLL lock), LOLF (Loss of FemtoClock NG-PLL lock) and LOS (Loss of input signal).
[...]	Index brackets describe a group associated with a logical function or a bank of outputs.
{...}	List of discrete values.
Suffix V	Denominates a function associated with the VCXO-PLL.
Suffix F	Denominates a function associated with the 2nd stage PLL (FemtoClock NG).

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.