

## **Eight Output Differential Buffer for PCI-Express**

### **Recommended Application:**

DB800 Intel Yellow Cover part with PCI-Express support.

#### **Output Features:**

- 8 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available

#### **Key Specifications:**

- Outputs cycle-cycle jitter < 50ps
- Outputs skew: 50ps
- +/- 300ppm frequency accuracy on output clocks

#### Features/Benefits:

- Supports tight ppm accuracy clocks for Serial-ATA
- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
- Supports undriven differential output pair in PD# and SRC\_STOP# for power management.

mended Application:	Pin Configuration	
Intel Yellow Cover part with PCI-Express support. <b>Features:</b> 0.7V current-mode differential output pairs pports zero delay buffer mode and fanout mode ndwidth programming available <b>Pecifications:</b> tputs cycle-cycle jitter < 50ps tputs skew: 50ps 300ppm frequency accuracy on output clocks	SRC_DIV# 1 VDD 2 GND 3 SRC_IN 4 SRC_IN# 5 OE_0 6 OE_3 7 DIF_0 8 DIF_0# 9 GND 10	48 VDDA 47 GNDA 46 IREF 45 LOCK 44 OE_7 43 OE_4 42 DIF_7 41 DIF_7# 40 GND 39 VDD 38 DIF_6 37 DIF_6#
es/Benefits: pports tight ppm accuracy clocks for Serial-ATA read spectrum modulation tolerant, 0 to -0.5% down read and +/- 0.25% center spread pports undriven differential output pair in PD# and IC_STOP# for power management.	VDD 11 DIF_1 12 DIF_1# 13 OE_1 14 OE_2 15 DIF_2 16 DIF_2# 17 GND 18 VDD 19 DIF_3 20 DIF_3# 21 BYPASS#/PLL 22 SCLK 23 SDATA 24	37 DIF_6# 36 OE_6 35 OE_5 34 DIF_5 33 DIF_5# 32 GND 31 VDD 30 DIF_4 29 DIF_4# 28 HIGH_BW# 27 SRC_STOP# 26 PD# 25 GND
Notternen	48-pin SSOP	& TSSOP

## 48-pin SSOP & TSSOP

## **Pin Description**

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
			Active low Input for determining SRC output frequency SRC or
1	SRC_DIV#	IN	SRC/2.
			0 = SRC/2, 1= SRC
2	VDD	PWR	Power supply, nominal 3.3V
3	GND	PWR	Ground pin.
4	SRC_IN	IN	0.7 V Differential SRC TRUE input
5	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
6	OE 0	IN	Active high input for enabling outputs.
0			0 = tri-state outputs, 1= enable outputs
7	OE_3	IN	Active high input for enabling outputs.
7	0E_3	IIN	0 = tri-state outputs, 1= enable outputs
8	DIF_0	OUT	0.7V differential true clock outputs
9	DIF_0#	OUT	0.7V differential complement clock outputs
10	GND	PWR	Ground pin.
11	VDD	PWR	Power supply, nominal 3.3V
12	DIF_1	OUT	0.7V differential true clock outputs
13	DIF_1#	OUT	0.7V differential complement clock outputs
14	OE_1	IN	Active high input for enabling outputs.
14		IIN	0 = tri-state outputs, 1= enable outputs
15	OE_2	IN	Active high input for enabling outputs.
15		IIN	0 = tri-state outputs, 1= enable outputs
16	DIF_2	OUT	0.7V differential true clock outputs
17	DIF_2#	OUT	0.7V differential complement clock outputs
18	GND	PWR	Ground pin.
19	VDD	PWR	Power supply, nominal 3.3V
20	DIF_3	OUT	0.7V differential true clock outputs
21	DIF_3#	OUT	0.7V differential complement clock outputs
22	BYPASS#/PLL	IN	Input to select Bypass(fan-out) or PLL (ZDB) mode
22	DIFA33#/FLL	IIN	0 = Bypass mode, 1= PLL mode
23	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
24	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.

## Pin Description (Continued)


PIN #	PIN NAME	ΡΙΝ ΤΥΡΕ	DESCRIPTION
25	GND	PWR	Ground pin.
26	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped.
27	SRC_STOP#	IN	Active low input to stop diff outputs.
28	HIGH_BW#	PWR	3.3V input for selecting PLL Band Width 0 = High, 1= Low
29	DIF_4#	OUT	0.7V differential complement clock outputs
30	DIF_4	OUT	0.7V differential true clock outputs
31	VDD	PWR	Power supply, nominal 3.3V
32	GND	PWR	Ground pin.
33	DIF_5#	OUT	0.7V differential complement clock outputs
34	DIF_5	OUT	0.7V differential true clock outputs
35	OE_5	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
36	OE_6	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
37	DIF 6#	OUT	0.7V differential complement clock outputs
38	DIF_6	OUT	0.7V differential true clock outputs
39	VDD	PWR	Power supply, nominal 3.3V
40	GND	PWR	Ground pin.
41	DIF_7#	OUT	0.7V differential complement clock outputs
42	DIF_7	OUT	0.7V differential true clock outputs
43	OE_4	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
44	OE_7	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
45	LOCK	OUT	3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved.
46	IREF	IN	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
47	GNDA	PWR	Ground pin for the PLL core.
48	VDDA	PWR	3.3V power for the PLL core.



### **General Description**

**ICS9DB108** follows the Intel DB400 Differential Buffer Specification. This buffer provides four SRC clocks for PCI-Express, next generation I/O devices. **ICS9DB108** is driven by a differential input pair from a CK409/CK410 main clock generator, such as the ICS952601 or ICS954101. **ICS9DB108** can run at speeds up to 200MHz. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

### **Block Diagram**



### **Absolute Max**

Symbol	Parameter	Min	Max	Units
VDD_A	3.3V Core Supply Voltage		4.6	V
VDD_In	3.3V Logic Supply Voltage		4.6	V
VIL	Input Low Voltage	GND-0.5		V
V <sub>IH</sub>	Input High Voltage		$V_{DD}$ +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	°C
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

## Electrical Characteristics - Input/Supply/Common Output Parameters

$T_{A} = 0$	- 70°C <sup>-</sup> Suppl	v Voltage V	<sub>DD</sub> = 3.3 V +/-5%
$I_A = 0$	70 0, Oupp	y vonage v	$J_{\rm D} = 0.0  v  17  0.0$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	V <sub>IH</sub>	3.3 V +/-5%	2		V <sub>DD</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	3.3 V +/-5%	GND - 0.3		0.8	V	
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$	-5		5	uA	
	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5			uA	
Input Low Current	I <sub>IL2</sub>	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	$3.3 V +/-5\%$ $2$ $V_{DD} + 0.3$ $3.3 V +/-5\%$ GND - 0.30.8 $V_{IN} = V_{DD}$ -55Inputs with no pull-up resistors-55/; Inputs with pull-up resistors-200250diff pairs driven60ential pairs tri-stated12 $V_{DD} = 3.3 V$ 80100/133 166/200Logic Inputs1.55ut pin capacitance6Bandwidth when PLL_BW=04PLL_BW=1 D Power-Up and after ck stabilization or de- n of PD# to 1st clock10Modulation3033utput enable after Stop# de-assertion300SRC_STOP# time of PD# and5	uA			
Operating Supply Current	I <sub>DD3.30P</sub>	Full Active, $C_L = Full load;$			250	mA	
Powerdown Current	I <sub>DD3.3PD</sub>	all diff pairs driven			60	V     V     uA     uA     uA     mA     mA     mA     MHz     nH     pF     MHz     MHz     MHz     kHz     ns	
1 owerdown odirent	'DD3.3PD	all differential pairs tri-stated			12	mA	
Input Frequency <sup>3</sup>	Fi	$V_{DD} = 3.3 V$	80		220	MHz	3
Pin Inductance <sup>1</sup>	L <sub>pin</sub>				7	nH	1
Input Canaditanaa <sup>1</sup>	C <sub>IN</sub>	Logic Inputs	1.5		5	pF	1
Input Capacitance <sup>1</sup>	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
		PLL Bandwidth when PLL_BW=0		4		pF	1
PLL Bandwidth	BW	$3.3 V +/-5\%$ GND - 0.3 $V_{IN} = V_{DD}$ -5 $V_{IN} = 0 V$ ; Inputs with no pull-up resistors-5 $V_{IN} = 0 V$ ; Inputs with pull-up resistors-200Full Active, $C_L =$ Full load;-200all diff pairs driven all differential pairs tri-stated100/133 	2		MHz	1	
Clk Stabilization <sup>1,2</sup>	T <sub>STAB</sub>	input clock stabilization or de-			1	ms	1,2
Modulation Frequency		Triangular Modulation	30		33	kHz	1
Tdrive_SRC_STOP#					10	ns	1,3
Tdrive_PD#		DIF output enable after			300	us	1,3
Tfall					5	ns	1
Trise		Rise time of PD# and			5	ns	2

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>See timing diagrams for timing requirements. <sup>3</sup>Time from deassertion until outputs are >200 mV

0723G-12/02/08

© 2019 Renesas Electronics Corporation

### Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

 $T_A = 0 - 70^{\circ}C; V_{DD} = 3.3 V + -5\%; C_L = 2pF, R_S = 33.2\Omega, R_P = 49.9\Omega, I_{REF} = 475\Omega$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTE
Current Source Output Impedance	Zo <sup>1</sup>	$V_{O} = V_{x}$	3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended signal using oscilloscope	660		850	mV	1,3
Voltage Low	VLow	math function.	-150		150		1,3
Max Voltage	Vovs	Measurement on single ended			1150	m\/	1
Min Voltage	Vuds	signal using absolute value.	-300			IIIV	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Long Accuracy	ppm	see Tperiod min-max values			0	ppm	1,2
		200MHz nominal	4.9985		5.0015	Ω mV mV mV mV	2
		200MHz spread	4.9985		5.0266	ns	2
Average period		166.66MHz nominal	5.9982		6.0018	ns	2
	Tperiod	166.66MHz spread	5.9982		6.0320	ns	2
	rpenou	133.33MHz nominal	7.4978		7.5023	ns	2
		133.33MHz spread	7.4978		5.4000	ns	2
		100.00MHz nominal	9.9970		10.0030	ns	2
		100.00MHz spread	9.9970		10.0533	ns	2
		200MHz nominal	4.8735			ns	1,2
Impedance       Voltage High       Voltage Low       Max Voltage       Min Voltage       Min Voltage       Crossing Voltage (abs)       Crossing Voltage (var)       Long Accuracy       Average period       Rise Time       Fall Time       Rise Time Variation       Fall Time Variation       Duty Cycle       Skew	т	166.66MHz nominal/spread	5.8732			ns	1,2
	T <sub>absmin</sub>	133.33MHz nominal/spread	7.3728			ns	1,2
		100.00MHz nominal/spread	9.8720			Ω     mV     mV     mV     mV     mV     mV     mV     ns     ns <td>1,2</td>	1,2
Rise Time	t <sub>r</sub>	V <sub>OL</sub> = 0.175V, V <sub>OH</sub> = 0.525V	175		700	ps	1
Fall Time	t <sub>f</sub>	V <sub>OH</sub> = 0.525V V <sub>OL</sub> = 0.175V	175		700	ps	1
Rise Time Variation	d-t <sub>r</sub>				125	ps	1
Fall Time Variation	d-t <sub>f</sub>				125	ps	1
	d <sub>t3</sub>	Measurement from differential wavefrom	45		55		1
Skew	t <sub>sk3</sub>	V <sub>T</sub> = 50%			50	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode, Measurement from differential wavefrom			50	·	1
		BYPASS mode as additive jitter			50	850       mV         150       mV         150       mV         550       mV         550       mV         140       mV         0       ppm         5.0015       ns         5.0266       ns         6.0018       ns         6.0320       ns         7.5023       ns         5.4000       ns         0.0030       ns         0.0033       ns         0.0533       ns         ns       ns         700       ps         700       ps         125       ps         125       ps         50       ps         50       ps	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements

 ${}^{3}I_{REF} = V_{DD}/(3xR_{R})$ . For  $R_{R} = 475\Omega$  (1%),  $I_{REF} = 2.32mA$ .  $I_{OH} = 6 \times I_{REF}$  and  $V_{OH} = 0.7V @ Z_{O} = 50\Omega$ .



## General SMBus serial interface information for the ICS9DB108

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address DC (h)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will *acknowledge*
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

Index Block Write Operation									
Cor	ntroller (Host)	ICS (Slave/Receiver)							
Т	starT bit								
Slave	e Address DC <sub>(h)</sub>								
WR	WRite								
	-		ACK						
Begi	nning Byte = N								
			ACK						
Data	Byte Count = X								
			ACK						
Begir	ning Byte N								
			ACK						
	$\diamond$	te							
	$\diamond$	X Byte	<b>O</b>						
	$\diamond$	×	0						
			$\diamond$						
Byte	e N + X - 1								
			ACK						
Р	stoP bit								

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address DC (h)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will *acknowledge*
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD (h)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X<sub>(n)</sub> was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Ind	Index Block Read Operation									
Con	troller (Host)	IC	S (Slave/Receiver)							
Т	starT bit									
Slave	Address DC <sub>(h)</sub>									
WR	WRite									
			ACK							
Begii	nning Byte = N									
			ACK							
RT	Repeat starT									
Slave	e Address DD <sub>(h)</sub>									
RD	ReaD									
		ACK								
		Data Byte Count = X								
	ACK									
			Beginning Byte N							
	ACK									
		X Byte	$\diamond$							
	$\diamond$	б	$\diamond$							
<b>\$</b>			$\diamond$							
0										
			Byte N + X - 1							
N	Not acknowledge									
Р	stoP bit									

By	te 0	Pin #	Name	<b>Control Function</b>	Туре	0	1	PWD
Bit 7	-		PD#	# drive mode	RW	driven	Hi-Z	0
Bit 6	-		SRC_S	top# drive mode	RW	driven	Hi-Z	0
Bit 5	-		Reserved		RW	Reserved		Х
Bit 4	-		Reserved		RW	Res	erved	Х
Bit 3	-		ŀ	Reserved	RW	Res	erved	Х
Bit 2	-		PLL	_BW# adjust	RW	High BW	Low BW	1
Bit 1	-		BY	PASS#/PLL	RW	fan-out	ZDB	1
Bit 0	-		S	SRC_DIV#	RW	x/2	1x	1

## SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

### SMBus Table: Output Control Register

By	Byte 1 Pin #		Name	<b>Control Function</b>	Туре	0	1	PWD
Bit 7	42,	41	DIF_7	Output Control	RW	Disable	Enable	1
Bit 6	38,	37	DIF_6	Output Control	RW	Disable	Enable	1
Bit 5	34,	33	DIF_5	Output Control	RW	Disable	Enable	1
Bit 4	30,	29	DIF_4	Output Control	RW	Disable	Enable	1
Bit 3	20,	21	DIF_3	Output Control	RW	Disable	Enable	1
Bit 2	16,	17	DIF_2	Output Control	RW	Disable	Enable	1
Bit 1	12,	13	DIF_1	Output Control	RW	Disable	Enable	1
Bit 0	8,	9	DIF_0	Output Control	RW	Disable	Enable	1

Byt	te 2	Pin #	Name	<b>Control Function</b>	Туре	0	1	PWD
Bit 7	42,	41	DIF_7	Output Control	RW	Res	erved	0
Bit 6	38,	37	DIF_6	Output Control	RW	Free-run	Stoppable	0
Bit 5	34,	33	DIF_5	Output Control	RW	Free-run	Free-run Stoppable	
Bit 4	30,	29	DIF_4	Output Control	RW	Reserved		0
Bit 3	20,	21	DIF_3	Output Control	RW	Res	erved	0
Bit 2	16,	17	DIF_2	Output Control	RW	Free-run	Stoppable	0
Bit 1	12,	13	DIF_1	Output Control	RW	Free-run	Stoppable	0
Bit 0	8,	9	DIF_0	Output Control	RW	Res	erved	0

### SMBus Table: Output Control Register

### SMBus Table: Output Control Register

Byt	te 3	Pin #	Name	<b>Control Function</b>	Туре	0	0 1	
Bit 7	7			Reserved	RW	Res	erved	Х
Bit 6	6		Reserved		RW	Reserved		Х
Bit 5			I	Reserved	RW	Res	Reserved	
Bit 4	4		Reserved		RW	Res	erved	Х
Bit 3	t 3		Reserved		RW	Res	erved	Х
Bit 2	2		Reserved		RW	Reserved		Х
Bit 1	Bit 1		Reserved		RW	Reserved		Х
Bit 0			Reserved		RW	Reserved		Х

## SMBus Table: Vendor & Revision ID Register

Byt	te 4	Pin #	Name	<b>Control Function</b>	Туре	0	1	PWD
Bit 7	-		RID3		R	-	-	0
Bit 6	-		RID2	<b>REVISION ID</b>	R	-	-	0
Bit 5	-		RID1		R	-	-	0
Bit 4	-		RID0		R	-	-	1
Bit 3	-		VID3	VENDOR ID	R	-	-	0
Bit 2	-		VID2		R	-	-	0
Bit 1	-		VID1		R	-	-	0
Bit 0	-		VID0		R	-	-	1



## SMBus Table: DEVICE ID

Byt	te 5	Pin #	Name	<b>Control Function</b>	Туре	0	1	PWD
Bit 7	-		Devi	ce ID 7 (MSB)	RW	Res	erved	0
Bit 6	; -		D	evice ID 6	RW	Reserved		0
Bit 5	-		Device ID 5		RW	Reserved		0
Bit 4	-		Device ID 4		RW	Res	erved	0
Bit 3	3 -		Device ID 3		RW	Res	erved	1
Bit 2	-		Device ID 2		RW	Res	erved	0
Bit 1	it 1 -		Device ID 1		RW	Res	erved	0
Bit 0	-		D	evice ID 0	RW	Res	erved	0

## SMBus Table: Byte Count Register


Byt	te 6	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	-		BC7		RW	-	-	0
Bit 6	-		BC6		RW	-	-	0
Bit 5	-		BC5	Writing to this	RW	-	-	0
Bit 4	-		BC4	register configures	RW	-	-	0
Bit 3	-		BC3	how many bytes	RW	-	-	0
Bit 2	-		BC2	will be read back.	RW	-	-	1
Bit 1	-		BC1		RW	-	-	0
Bit 0	-		BC0		RW	-	-	1

### PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


### **PD# Assertion**

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x I<sub>REF</sub> and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



### **PD# De-assertion**

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC\_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD# de-assertion.



<sup>© 2019</sup> Renesas Electronics Corporation

### SRC\_STOP#

The SRC\_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC\_IN for this input to work properly. The SRC\_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


### SRC\_STOP# - Assertion

Asserting SRC\_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC\_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with  $6x_{REF}$ . DIF# is not driven, but pulled low by the termination. When the SRC\_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


### SRC\_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC\_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.


### SRC\_STOP\_1 (SRC\_Stop = Driven, PD = Driven)




### SRC\_STOP\_2 (SRC\_Stop =Tristate, PD = Driven)




## SRC\_STOP\_3 (SRC\_Stop = Driven, PD = Tristate)



SRC\_STOP\_4 (SRC\_Stop = Tristate, PD = Tristate)





	In Millir		In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON	DIMENSIONS	
	MIN	MAX	MIN	MAX	
A	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 BASIC		0.025 BASIC		
h	0.38	0.64	.015	.025	
L	0.50	1.02	.020	.040	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	


### VARIATIONS


N       MIN       MAX       MIN       MAX         48       15.75       16.00       .620       .630	N	Drr	ım.	D (inch)		
48 15.75 16.00 .620 .630	IN	MIN	MAX	MIN	MAX	
	48	15.75	16.00	.620	.630	

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

## **Ordering Information**





### 48-Lead, 6.10 mm. Body, 0.50 mm. Pitch TSSOP (240 mil) (20 mil)

		meters	In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON D	IMENSIONS	
	MIN	MAX	MIN	MAX	
A		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAF	IATIONS	SEE VARIATIONS		
E	8.10 E	BASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
e	0.50 E	BASIC	0.020 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VAF	RIATIONS	SEE VARIATIONS		
а	0°	8°	0°	8°	
aaa		0.10		.004	


#### VARIATIONS

Γ	N	D n	nm.	D (inch)		
		MIN	MAX	MIN	MAX	
	48	12.40	12.60	.488	.496	

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

# **Ordering Information**





## **Revision History**

Rev.	Issue Date	Description	Page #
Е	10/26/2005	Updated LF Ordering Information to LF or LN.	14, 15
F	12/17/2000	Updated SMBus Serial Interface Information.	7
G	12/2/2008	removed lcs prefix from ordering information	14-15

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.