### **General Description**

The 9ZXL1231 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs.

### **Recommended Application**

Buffer for Romley, Grantley and Purley Servers, solid state storage and PCIe

### **Output Features**

• 12 - Low-Power (LP) HCSL output pairs


### **Key Specifications**

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <50 ps
- Input-to-output delay variation <50ps</li>
- PCle Gen3 phase jitter <1.0ps RMS
- Phase jitter: QPI/UPI >=9.6GB/s <0.2ps rms

#### Features/Benefits


- Low-power push-pull HCSL outputs; eliminate 24 resistors, save 41mm<sup>2</sup> of area
- Pin compatible to 9ZX21201; easy path to >50% power savings
- Space-saving 64 VFQFPN package
- Fixed feedback path for 0ps input-to-output delay
- 9 Selectable SMBus Addresses; multiple devices can share the same SMBus Segment
- 12 OE# pins; hardware control of each output
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible; tracks spreading input clock for low FMI

### **Block Diagram**





### **Pin Configuration**



#### 9x9mm 64-pin VFQFPN

Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldowm

#### **Power Management Table**

- 1					
					PLL STATE
					IF NOT IN
		DIF_IN/	SMBus	DIF(11:0)/	BYPASS
	CKPWRGD_PD#	DIF_IN#	EN bit	DIF(11:0)#	MODE
	0	X	Х	Low/Low	OFF
	1	Running	0	Low/Low	ON
	'	nullillig	1	Running	ON

#### Functionality at Power-up (PLL mode)

	= = =	
100M_133M#	DIF_IN MHz	DIF(11:0)
1	100.00	DIF_IN
0	133.33	DIF_IN

#### **Power Connections**

	Pin Numbe		
VDD	VDDIO	GND	Description
1		2	Analog PLL
8		7	Analog Input
24,40,57	25,32,49,56	23,33,41,48,58	DIF clocks



### **PLL Operating Mode Readback Table**

HiBW_BypM_LoBW#	Byte0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1

### **PLL Operating Mode**

HiBW_BypM_LoBW#	MODE
Low	PLL Lo BW
Mid	Bypass
High	PLL Hi BW

NOTE: PLL is OFF in Bypass Mode

### 9ZXL1231 SMBus Addressing

Pi	n	
SMB_A1_tri	SMB_A0_tri	SMBus Address
0	0	D8
0	М	DA
0	1	DE
M	0	C2
М	М	C4
М	1	C6
1	0	CA
1	М	CC
1	1	CE



# **Pin Descriptions**

PIN#	PIN NAME	TYPE	DESCRIPTION
1	VDDA	PWR	Power for the PLL core.
2	GNDA	GND	Ground pin for the PLL core.
3	NC	N/A	No Connection.
	INC	IN/A	3.3V Input to select operating frequency.
4	100M_133M#	IN	See Functionality Table for Definition
			Trilevel input to select High BW, Bypass or Low BW mode.
5	HIBW_BYPM_LOBW#	IN	See PLL Operating Mode Table for Details.
			3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down
6	CKPWRGD_PD#	IN	Mode on subsequent assertions. Low enters Power Down Mode.
7	GND	GND	Ground pin.
			3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and
8	VDDR	PWR	filtered appropriately.
9	DIF_IN	IN	HCSL True input
10	DIF_IN#	IN	HCSL Complementary Input
4.4	_	18.1	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9
11	SMB_A0_tri	IN	SMBus Addresses.
12	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
13	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
1.1	SMB_A1_tri	IN	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9
14	SIVID_A I_LII	IIN	SMBus Addresses.
			Complementary half of differential feedback output, provides feedback signal to the PLL for
15	DFB_OUT_NC#	OUT	synchronization with input clock to eliminate phase error. This pin should NOT be connected on the circuit
			board, the feedback is internal to the package.
			True half of differential feedback output, provides feedback signal to the PLL for synchronization with the
16	DFB_OUT_NC	OUT	input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback
			is internal to the package.
17	DIF_0	OUT	HCSL true clock output
18	DIF_0#	OUT	HCSL Complementary clock output
19	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down.
10	VO20#		1 =disable outputs, 0 = enable outputs
20	vOE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-down.
			1 =disable outputs, 0 = enable outputs
21	DIF_1	OUT	HCSL true clock output
22	DIF_1#	OUT	HCSL Complementary clock output
23	GND	GND	Ground pin.
24	VDD	PWR	Power supply, nominal 3.3V
25	VDDIO	PWR	Power supply for differential outputs
26	DIF_2	OUT	HCSL true clock output
27	DIF_2#	OUT	HCSL Complementary clock output
28	vOE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-down.
-			1 =disable outputs, 0 = enable outputs
29	vOE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-down.
20	DIE 2	OUT	1 =disable outputs, 0 = enable outputs
30	DIF_3 DIF_3#	OUT	HCSL true clock output HCSL Complementary clock output
31	_		
32	VDDIO GND	PWR GND	Power supply for differential outputs  Ground pin.
34	DIF_4	OUT	HCSL true clock output
35	DIF_4#	OUT	HCSL Complementary clock output
33			Active low input for enabling DIF pair 4. This pin has an internal pull-down.
36	vOE4#	IN	1 =disable outputs, 0 = enable outputs
-			Active low input for enabling DIF pair 5. This pin has an internal pull-down.
37	vOE5#	IN	1 =disable outputs, 0 = enable outputs
			i -diodulio odiputo, v - eriable odiputo



### Pin Descriptions (cont.)

PIN#	PIN NAME	TYPE	DESCRIPTION
38	DIF_5	OUT	HCSL true clock output
39	DIF_5#	OUT	HCSL Complementary clock output
40	VDD	PWR	Power supply, nominal 3.3V
41	GND	GND	Ground pin.
42	DIF_6	OUT	HCSL true clock output
43	DIF_6#	OUT	HCSL Complementary clock output
44	vOE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
45	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
46	DIF 7	OUT	HCSL true clock output
	DIF 7#	OUT	HCSL Complementary clock output
48	GND	GND	Ground pin.
49	VDDIO	PWR	Power supply for differential outputs
50	DIF_8	OUT	HCSL true clock output
51	DIF_8#	OUT	HCSL Complementary clock output
52	vOE8#	IN	Active low input for enabling DIF pair 8. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
53	vOE9#	IN	Active low input for enabling DIF pair 9. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
54	DIF_9	OUT	HCSL true clock output
	 DIF_9#	OUT	HCSL Complementary clock output
56	VDDIO	PWR	Power supply for differential outputs
57	VDD	PWR	Power supply, nominal 3.3V
58	GND	GND	Ground pin.
59	DIF_10	OUT	HCSL true clock output
60	DIF_10#	OUT	HCSL Complementary clock output
61	vOE10#	IN	Active low input for enabling DIF pair 10. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
62	vOE11#	IN	Active low input for enabling DIF pair 11. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
63	DIF_11	OUT	HCSL true clock output
	 DIF_11#	OUT	HCSL Complementary clock output
65	epad	GND	Connect epad to Ground

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1231. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx				4.6	V	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			V	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			V <sub>DD</sub> +0.5	V	1,3
Input High Voltage	V <sub>IHSMB</sub>	SMBus clock and data pins			5.5	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000	•		V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 4.6V.



#### **Electrical Characteristics-SMBus**

T<sub>AMB</sub> = T<sub>COM</sub> or T<sub>IND</sub>, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SMBus Input Low Voltage	$V_{ILSMB}$				0.8	V	
SMBus Input High Voltage	$V_{IHSMB}$		2.1		$V_{DDSMB}$	V	
SMBus Output Low Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	V	
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	$V_{\text{DDSMB}}$		2.7		3.6	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	5

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-DIF\_IN Clock Input Parameters**

 $T_A = T_{COM}$ ; Supply Voltage  $V_{DD} = 3.3 \text{ V +/-5\%}$ , VDD\_IO = 1.05 to 3.3V +/-5%

A = 100M, Supply Voltage VDD = 5.5 V +7-576, VDD_10 = 1.65 to 5.5 V +7-576							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V <sub>IHDIF</sub>	Differential inputs (single-ended measurement)	600	800	1150	mV	1
Input Low Voltage - DIF_IN	$V_{ILDIF}$	Differential inputs (single-ended measurement)	V <sub>SS</sub> - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	$V_{COM}$	Common Mode Input Voltage	300		1000	mV	1
Input Amplitude - DIF_IN	$V_{\text{SWING}}$	Peak to Peak value (single-ended measurement)	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	1
Input Duty Cycle	$d_{tin}$	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active

<sup>&</sup>lt;sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero



# **Electrical Characteristics-Input/Supply/Common Output Parameters**

 $T_{\text{AMB}} = T_{\text{COM}}$  or  $T_{\text{IND}}$ , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage, except VDDIO	3.135	3.3	3.465	V	
Output Supply Voltage	VDDIO	Supply voltage for DIF outputs, if present	0.95	1.05	3.465	V	
Ambient Operating	_	Commmercial range (T <sub>COM</sub> )	0		70	°C	
Temperature	T <sub>AMB</sub>	Industrial range (T <sub>IND</sub> )	-40		85	°C	
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, tri-level inputs	2		V <sub>DD</sub> + 0.3	V	
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus, tri-level inputs	GND - 0.3		0.8	٧	
Input High Voltage	$V_{IHTRI}$	Tri-Level Inputs	2.2		$V_{DD} + 0.3$	V	
Input Mid Voltage	$V_{IMTRI}$	Tri-Level Inputs	1.2	VDD/2	1.8	٧	
Input Low Voltage	$V_{ILTRI}$	Tri-Level Inputs	GND - 0.3		0.8	V	
	I <sub>IN</sub>	Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD	-5		5	uA	
Input Current	I <sub>INP</sub>	$\begin{aligned} & \text{Single-ended inputs} \\ & V_{\text{IN}} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ & V_{\text{IN}} = \text{VDD}; \text{ Inputs with internal pull-down resistors} \end{aligned}$	-200		200 150 110	uA	
	$F_{ibyp}$	$V_{DD} = 3.3 \text{ V}$ , Bypass mode	33		150	MHz	
Input Frequency	$F_{ipII}$	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	110	MHz	
	$F_{ipII}$	$V_{DD} = 3.3 \text{ V}, 133.33 \text{MHz PLL mode}$	120	133.33	147	MHz	
Pin Inductance	$L_{pin}$				7	nΗ	1
	$C_{IN}$	Logic Inputs, except DIF_IN	1.5		5	рF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.18	1.8	ms	1,2
Input SS Modulation Frequency PCIe	f <sub>MODINPCle</sub>	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	4		10	clocks	1,2,3
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^2\</sup>mbox{Control}$  input must be monotonic from 20% to 80% of input swing.

 $<sup>^3</sup>$ Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input



### **Electrical Characteristics-DIF Low Power HCSL Outputs**

 $T_{AMB} = T_{COM}$  or  $T_{IND}$ , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7 TIVIE CONT 11 TE	, , ,	<u> </u>					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	$T_{AMB} = T_{COM}$ , Scope averaging on		3.3	4	V/ns	1,2,3
Siew late	uv/ut	$T_{AMB} = T_{IND}$ Scope averaging on	1.5	3.1	4.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		7	20	%	1,2,4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	778	850	mV	
Voltage Low	VLow	averaging on)	-150	0	150	] "" [	
Max Voltage	Vmax	Measurement on single ended signal using		868	1150	mV	
Min Voltage	Vmin	absolute value. (Scope averaging off) -300 -64		IIIV			
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	430	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		17	140	mV	1,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-Current Consumption**

 $T_{AMB} = T_{COM}$  or  $T_{IND}$ , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	1	VDDA, PLL Mode@100MHz		18	20	mA	1
0	IDDA	VDDA, PLL Bypass Mode@100MHz		6	10	mA	1
Operating Supply Current	I <sub>DD</sub>	All other VDD pins		16	25	mA	
	I <sub>DDIO</sub>	VDDIO for DIF outputs, if applicable		91	110	mA	
	1	VDDA, PLL Mode@100MHz		3	5	mA	1
Davies Davis Comment	I <sub>DDA</sub>	VDDA, PLL Bypass Mode@100MHz		3	5	mA	1
Power Down Current	I <sub>DD</sub>	All other VDD pins		0.01	1	mA	
	I <sub>DDIO</sub>	VDDIO for DIF outputs, if applicable		0.01	0.3	mA	

<sup>1.</sup> Includes VDDR if applicable

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>7</sup> At default SMBus settings.



#### **Electrical Characteristics-Skew and Differential Jitter Parameters**

T<sub>AMB</sub> = T<sub>COM</sub> or T<sub>IND</sub>, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER		I CONDITIONS	NAINI I	TVD	NANV	LINITO	NOTEO	
l l	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
CLK_IN, DIF[x:0]	t <sub>SPO PLL</sub>	Input-to-Output Skew in PLL mode	-100	-60	100	ps	1,2,4,5,8	
	-SFO_FLL	@ nominal temperature and voltage				P ·	-,-, -,-,-	
CLK_IN, DIF[x:0]	t <sub>PD_BYP</sub>	Input-to-Output Skew in Bypass mode	2.5	3.6	4.5	ns	1,2,3,5,8	
OLIC_IIV, DII [X:0]	rbD_BAb	@ nominal temperature and voltage	2.0	0.0	4.0	110	1,2,0,0,0	
CLK_IN, DIF[x:0]	t	Input-to-Output Skew Varation in PLL mode	-50	0	50	ps	1,2,3,5,8	
OLK_IN, DII [x.0]	t <sub>DSPO_PLL</sub>	across voltage and temperature	-30	U	30	μs	1,2,3,3,0	
		Input-to-Output Skew Varation in Bypass mode	10					
			-250		250	ps	1,2,3,5,8	
0.14 10. 5154 61		$T_{AMB} = T_{COM}$				•	,=,=,=,=	
CLK_IN, DIF[x:0]	t <sub>DSPO_BYP</sub>	Level to Octob Olever Veretion in Dec						
		Input-to-Output Skew Varation in Bypass mode	-350		350	ps	1,2,3,5,8	
		$T_{AMB} = T_{IND}$	333		333	Po	.,_,0,0,0	
	t <sub>SKEW_ALL</sub>	Output-to-Output Skew across all outputs					1,2,3,8	
		@100MHz, $T_{AMB} = T_{COM}$		30	50	ps		
DIF{x:0]		Output-to-Output Skew across all outputs @						
				30	65	ps	1,2,3,8	
		$100MHz$ , $T_{AMB} = T_{IND}$						
PLL Jitter Peaking	jpeak-hibw	LOBW#_BYPASS_HIBW = 1	0	1.2	2.5	dB	7,8	
PLL Jitter Peaking	j <sub>peak-lobw</sub>	LOBW#_BYPASS_HIBW = 0	0	8.0	2	dB	7,8	
PLL Bandwidth	$pll_{HIBW}$	LOBW#_BYPASS_HIBW = 1	2	3	4	MHz	8,9	
PLL Bandwidth	$pll_LOBW$	LOBW#_BYPASS_HIBW = 0	0.7	1.1	1.4	MHz	8,9	
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50	55	%	1	
Dutu Cuala Diatantias		Measured differentially, Bypass Mode	4.5	0.0		0/	1.10	
Duty Cycle Distortion	t <sub>DCD</sub>	@100MHz	-1.5	-0.6	0	%	1,10	
Pitters Overlants averla		PLL mode		34	50	ps	1,11	
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	Additive Jitter in Bypass Mode		1	5	ps	1,11	

#### Notes for preceding table:

<sup>&</sup>lt;sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>&</sup>lt;sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>&</sup>lt;sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>&</sup>lt;sup>4</sup> This parameter is deterministic for a given device

<sup>&</sup>lt;sup>5</sup> Measured with scope averaging on to find mean value.

<sup>&</sup>lt;sup>6</sup>.t is the period of the input clock

<sup>&</sup>lt;sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>&</sup>lt;sup>8</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>9</sup> Measured at 3 db down or half power point.

<sup>&</sup>lt;sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass more

<sup>&</sup>lt;sup>11</sup> Measured from differential waveform



### **Electrical Characteristics-Phase Jitter Parameters**

 $T_{AMB} = T_{COM}$  or  $T_{IND}$ , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	IND.LIMIT	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		34	45.1	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.2	1.43	3	ps (rms)	1,2
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.2	2.63	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.5	0.59	1	ps (rms)	1,2,4
	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.24	0.32	0.5	ps (rms)	1,4
		QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.14	0.23	0.3	ps (rms)	1,4
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.12	0.18	0.2	ps (rms)	1,4
	t <sub>jphPCleG1</sub>	PCle Gen 1		3.7	5.1	n/a	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.2	n/a	ps (rms)	1,2,5
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.4	0.5	n/a	ps (rms)	1,2,5
Additive Phase Jitter, Bypass mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4 or 2-5 MHz, CDR = 10MHz)		0.0	0.1	n/a	ps (rms)	1,2,4,5
Dypass mode		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.14	0.2	n/a	ps (rms)	1,4,5
	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.00	0.01	n/a	ps (rms)	1,4,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.00	0.01	n/a	ps (rms)	1,4,5

<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

<sup>&</sup>lt;sup>5</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]



### Clock Periods-Differential Outputs with Spread Spectrum Disabled

	Ocustou	Measurement Window								
		1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	
DIF	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	

### Clock Periods-Differential Outputs with Spread Spectrum Enabled


	0	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DIF	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

#### Notes:

#### **Differential Output Terminations**

DIF Zo (Ω)	Rs (Ω)
100	33
85	27

#### 9ZXL Differential Test Loads



<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1231 itself does not contribute to ppm error.

<sup>&</sup>lt;sup>3</sup> Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode



#### **General SMBus Serial Interface Information for 9ZXL1231**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock \	Write Operation
Controll	ler (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginnin	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		$\rfloor \times$	
0		X Byte	0
0		(D)	0
			0
Byte N	I + X - 1		
			ACK
Р	stoP bit		

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation							
Co	ntroller (Host)		IDT (Slave/Receiver)					
Т	starT bit							
SI	ave Address							
WR	WRite							
			ACK					
Begi	nning Byte = N							
			ACK					
RT	Repeat starT							
SI	ave Address							
RD	ReaD							
			ACK					
			Data Byte Count=X					
	ACK							
			Beginning Byte N					
	ACK							
		ē	0					
	0	X Byte	0					
	0	×	0					
	0							
			Byte N + X - 1					
N	Not acknowledge							
Р	stoP bit							



SMBusTable: PLL Mode, and Frequency Select Register

Byte	0 Pin #	Name	Control Function	Type	0	1	Default	
Bit 7	5	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Operating Mode		Latch	
Bit 6	5	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readba	Latch		
Bit 5		Reserved						
Bit 4			Reserved					
Bit 3		PLL_SW_EN	Enable S/W control of PLL BW	RW	HW Latch	SMBus Control	0	
Bit 2		PLL Mode 1	PLL Operating Mode 1	RW	See PLL Operating Mode		1	
Bit 1		PLL Mode 0	PLL Operating Mode 1	RW	Readba	1		
Bit 0	4	100M_133M#	Frequency Select Readback	R	133 MHz	100MHz	Latch	

Note: Setting bit 3 to '1' allows the user to overide the Latch value from pin 5 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5. A warm reset of the system will have to accomplished if the user changes these bits.

SMBusTable: Output Control Register

Byte	1 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	47/46	DIF_7_En	Output Control - '0' overrides OE# pin	RW			1
Bit 6	43/42	DIF_6_En	Output Control - '0' overrides OE# pin	RW		Enable	1
Bit 5	39/38	DIF_5_En	Output Control - '0' overrides OE# pin	RW			1
Bit 4	35/34	DIF_4_En	Output Control - '0' overrides OE# pin	RW	Low/Low		1
Bit 3	30/31	DIF_3_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Bit 2	26/27	DIF_2_En	Output Control - '0' overrides OE# pin	RW			1
Bit 1	21/22	DIF_1_En	Output Control - '0' overrides OE# pin	RW			1
Bit 0	17/18	DIF_0_En	Output Control - '0' overrides OE# pin	RW			1

SMBusTable: Output Control Register

Byte 2	2 Pin #	Name	Control Function	Type	0	1	Default			
Bit 7	, in the second		Reserved							
Bit 6			Reserved							
Bit 5			Reserved							
Bit 4			Reserved							
Bit 3	64/63	DIF_11_En	Output Control - '0' overrides OE# pin	RW			1			
Bit 2	59/60	DIF_10_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1			
Bit 1	54/55	DIF_9_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1			
Bit 0	50/51	DIF_8_En	Output Control - '0' overrides OE# pin	RW			1			

SMBusTable: Reserved Register

Byte 3	3	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				Reserved				0
Bit 6				Reserved				0
Bit 5				Reserved				0
Bit 4			Reserved				0	
Bit 3			Reserved				0	
Bit 2			Reserved				0	
Bit 1			Reserved				0	
Bit 0				Reserved				0

SMBusTable: Reserved Register

ome work water the district the state of the								
Byte 4	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7			Reserved				0	
Bit 6			Reserved					
Bit 5			Reserved					
Bit 4			Reserved					
Bit 3			Reserved				0	
Bit 2			Reserved				0	
Bit 1			Reserved				0	
Bit 0			Reserved				0	

SMBusTable: Vendor & Revision ID Register

Byte 5	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-	RID3		R	A rev = 0000		X
Bit 6	-	RID2	REVISION ID	R			Χ
Bit 5	-	RID1		R			Х
Bit 4	-	RID0		R			X
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1	VENDORID	R	-	-	0
Bit 0	-	VID0		R	-	-	1



SMBusTable: DEVICE ID

Byte (	6 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	D	evice ID 7 (MSB)	R			1
Bit 6	-		Device ID 6	R			1
Bit 5	-		Device ID 5	R			1
Bit 4	-		Device ID 4	R	1231 is 2	31 Decimal	0
Bit 3	-		Device ID 3	R	or E	7 Hex	0
Bit 2	-		Device ID 2	R			1
Bit 1	-		Device ID 1	R			1
Bit 0	-		Device ID 0	R			1

SMBusTable: Byte Count Register

Byte	e 7	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7			Reserved				0	
Bit 6				Reserved				
Bit 5			Reserved					0
Bit 4		-	BC4		RW			0
Bit 3		-	BC3	Writing to this register configures how	RW	Default value	is 8 hex, so 9	1
Bit 2		-	BC2	I DW I DVIES (I) to 8) Will be read bac				0
Bit 1		-	BC1	many bytes will be read back.	RW	by d	efault.	0
Bit 0		-	BC0		RW	Ī		0

SMBusTable: Reserved Register

Byte 8	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0



# **Marking Diagram**



ICS 9ZXL1231AKL LOT COO YYWW




#### Notes:

- 1. "L" denotes RoHS compliant package.
- 2. "I" denotes industrial temperature range.
- 3. "LOT" denotes the lot number.
- 4. "COO": country of origin.
- 5. "YYWW" is the last two digits of the year and week that the part was assembled.



### Package Outline and Package Dimensions (64-pin VFQFPN)



	Millim	neters
Symbol	Min	Max
Α	0.8	1.0
A1	0	0.05
A3	0.25 Re	ference
b	0.18	0.3
е	0.50 E	BASIC
D x E BASIC	9.00 x	k 9.00
D2 MIN./MAX.	6.00	6.25
E2 MIN./MAX.	6.00	6.25
L MIN./MAX.	0.30	0.50
N	6	4
N <sub>D</sub>	1	6
N <sub>E</sub>	1	6

### **Ordering Information**

Part / Order Number	Shipping Package	Package	Temperature
9ZXL1231AKLF	Trays	64-pin VFQFPN	0 to +70°C
9ZXL1231AKLFT	Tape and Reel	64-pin VFQFPN	0 to +70°C
9ZXL1231AKILF	Trays	64-pin VFQFPN	-40°C to +85°C
9ZXL1231AKILFT	Tape and Reel	64-pin VFQFPN	-40°C to +85°C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).



# **Revision History**

Rev.	Issuer	Issue Date	Description	Page #
G	RDW	11/20/2015	Updated QPI references to QPI/UPI     Updated DIF_IN table to match PCI SIG specification, no silicon change	1,6
Н	RDW	12/2/2015	Corrected typo in I-temp marking diagram.	15
J	RDW	5/25/2016	Add I-temp to ordering information.	16



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.