

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

GENERAL DESCRIPTION

The 84330-02 is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 250MHz to 700MHz. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and8. Output frequency steps from 250kHz to 2MHz canbe achiev-ed using a 16MHz crystal depending on the output divider setting.

FEATURES

- Fully integrated PLL, no external loop filter requirements
- 1 differential 3.3V LVPECL output
- Crystal oscillator interface: 10MHz to 25MHz
- Output frequency range: 31.25MHz to 700MHz
- VCO range: 250MHz to 700MHz
- Parallel or serial interface for programming M and N dividers during power-up
- RMS Period jitter: 5ps (maximum)
- Cycle-to-cycle jitter: 40ps (maximum)
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Lead-Free package fully RoHS compliant
- Industrial temperature information available upon request
- For functional replacement part use 8T49N242

BLOCK DIAGRAM PIN ASSIGNMENT

FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input *Frequency Characteristics, Table 6, NOTE 1.*

The 84330-02 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the 84330-02 support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly to the M divider and N output divider. On

the LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$
fVCO = \frac{fxtal}{16} \times 2M
$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as $125 \le M \le 350$. The frequency out is defined as follows:

$$
fout = \frac{fVCO}{N} = \frac{fxtal}{16} \times \frac{2M}{N}
$$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows:

FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS

NOTE: nP_LOAD is designed to eliminate runt pulses when changing M and N bits.

TABLE 1. PIN DESCRIPTIONS

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE

NOTE: $L = LOW$

 $H = HIGH$

 $X = Don't care$

 \uparrow = Rising edge transition

 \downarrow = Falling edge transition

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

Inputs		N Divider Value	Output Frequency (MHz)		
N ₁	N ₀		Minimum	Maximum	
			125	350	
			62.5	175	
			31.25	87.5	
			250	700	

ENESAS

ABSOLUTE MAXIMUM RATINGS

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. DC POWER SUPPLY CHARACTERISTICS, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ **,** $TA = 0\degree C$ **to 70** $\degree C$

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ **,** $TA = 0^{\circ}C$ **to 70°C**

NOTE 1: Outputs terminated with 50Ω to $V_{cc}/2$.

TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ **,** $TA = 0^{\circ}C$ **to 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		- 1.4 \mathcal{L}_{\cap}		V_{cc} - 0.9	
V_{OL}	Output Low Voltage; NOTE 1		V_{cc} - 2.0		V_{cc} \mathbf{L}	
I٧ " SWING	Peak-to-Peak Output Voltage Swing		0.6		1.0	

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

ENESAS

TABLE 5. CRYSTAL CHARACTERISTICS

TABLE 6. INPUT FREQUENCY CHARACTERISTICS, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ **,** $T_A = 0^{\circ}C$ **to 70°C**

NOTE 1: For the crystal frequency range the M value must be set to achieve the minimum or maximum VCO frequency range of 250MHz to 700MHz. Using the minimum frequency of 10MHz, valid values of M are 200 ≤ M ≤ 511.

Using the maximum frequency of 25MHz, valid values of M are 80 ≤ M ≤ 224.

NOTE 2: Maximum frequency on FREF_EXT is dependent on the internal M counter limitations. See Application Information Section for recommendations on optimizing the performance using the FREF_EXT input.

TABLE 7. AC CHARACTERISTICS, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to 70°C

See Parameter Measurement Information section.

Characterized using a XTAL input.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65

NOTE 2: See Applications section.

PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 84330-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{cc} and V_{cc} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 2* illustrates how a 10Ω resistor along with a 10μF and a .01μF bypass capacitor should be connected to each V_{CCA} pin.
FIGURE 2. POWER SUPPLY FILTERING

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

FIGURE 3A. LVPECL OUTPUT TERMINATION FIGURE 3B. LVPECL OUTPUT TERMINATION

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept single ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 4*. The XTAL_OUT input can be left floating. The edge rate can be as slow as 10ns. If the incoming signal has sharp edge rate and the signal path is a long trace, proper termination for the driver and controlled characteristic impedance trace may be required. The input can function with half swing amplitude. Reducing amplitude from full swing of 3.3V to half swing of about 1.65V can prevent signal interfere with power rail and may reduce noise. Please refer to the LVCMOS driver data sheet and application note for amplitude reduction and termination approach.

Figure 4. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

FIGURE 5. CYCLE-TO-CYCLE JITTER VS. fOUT (using a 16MHz XTAL)

LAYOUT GUIDELINE

The schematic of the 84330-02 layout example used in this layout guideline is shown in *Figure 6A.* The 84330-02 recommended PCB board layout for this example is shown in *Figure 6B.* This layout example is used as a general

guideline. The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.

FIGURE 6A. SCHEMATIC OF RECOMMENDED LAYOUT

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C3 and C4, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the V_{cca} pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50 Ω output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

CRYSTAL

The crystal X1 should be located as close as possible to the pins 4 (XTAL_IN) and 5 (XTAL_OUT). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.

FIGURE 6B. PCB BOARD LAYOUT FOR 84330-02

JITTER REDUCTION FOR FREF_EXT SINGLE END INPUT

If the FREF_EXT input is driven by a 3.3V LVCMOS driver, the jitter performance can be improved by reducing the amplitude swing and slowing down the edge rate. *Figure 7A* shows an amplitude reduction approach for a long trace. The swing will be approximately 0.85V for logic low and 2.5V for logic high

(instead of 0V to 3.3V). *Figure 7B* shows amplitude reduction approach for a short trace. The circuit shown in *Figure 7C* reduces amplitude swing and also slows down the edge rate by increasing the resistor value.

FIGURE 7A. AMPLITUDE REDUCTION FOR A LONG TRACE

FIGURE 7B. AMPLITUDE REDUCTION FOR A SHORT TRACE

FIGURE 7C. EDGE RATE REDUCTION BY INCREASING THE RESISTOR VALUE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 84330-02. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 84330-02 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $_{MAX}$ = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 145mA = 502.4mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair **Total Power** $\lim_{\text{MAX}} (3.465V, \text{ with all outputs switching}) = 502.4 \text{mW} + 30 \text{mW} = 532.4 \text{mW}$

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$ $Ti =$ Junction Temperature θJA = Junction-to-Ambient Thermal Resistance Pd total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θιΑ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 31.1°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 70° C + 0.532W $*$ 31.1 $^{\circ}$ C/W = 86.6 $^{\circ}$ C. This is well below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 9. THERMAL RESISTANCE θ**JA FOR 28-PIN PLCC, FORCED CONVECTION**

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in the *Figure 8.*

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high, $V_{\text{OUT}} = V_{\text{OH MAX}} = V_{\text{CC MAX}} - 0.9V$

 $(V_{\text{CC}_{\text{MAX}}} - V_{\text{OH}_{\text{MAX}}}) = 0.9V$

For logic low, $V_{\text{OUT}} = V_{\text{OL_MAX}} = V_{\text{CC_MAX}} - 1.7V$

 $(V_{\text{CC_MAX}} - V_{\text{OL}_\text{MAX}}) = 1.7V$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd_H} = [(\mathsf{V_{\text{OH_MAX}}} - (\mathsf{V_{\text{CC_MAX}}} \text{-} 2 \mathsf{V})) / \mathsf{R}_{\text{L}}] \star (\mathsf{V_{\text{CC_MAX}}} \text{-} \mathsf{V_{\text{OH_MAX}}}) = [(2 \mathsf{V} \text{-} (\mathsf{V_{\text{CC_MAX}}} \text{-} \mathsf{V_{\text{OH_MAX}}})) / \mathsf{R}_{\text{L}}] \star (\mathsf{V_{\text{CC_MAX}}} \text{-} \mathsf{V_{\text{OH_MAX}}}) = \mathsf{V_{\text{CH_MAX}}} \star \mathsf{V_{\text{CH_MAX}}}$

$$
[(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW
$$

 $\sf{Pd_L} = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} \text{-} 2V)) / R_{\text{L}}] \times (V_{\text{CC_MAX}} \text{-} V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} \text{-} V_{\text{OL_MAX}})) / R_{\text{L}}] \times (V_{\text{CC_MAX}} \text{-} V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} \text{-} V_{\text{OL_MAX}})] / R_{\text{L}}] \times (V_{\text{CC_MAX}} \text{-} V_{\text{OL_MAX}})$

 $[(2V - 1.7V)/500] * 1.7V = 10.2mW$ Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

RELIABILITY INFORMATION

TABLE 10. θJA**VS. AIR FLOW PLCC TABLE FOR 28 LEAD PLCC**

TRANSISTOR COUNT The transistor count for 84330-02 is: 4442 **PACKAGE OUTLINE - V SUFFIX FOR 28 LEAD PLCC**

TABLE 11. PACKAGE DIMENSIONS

Reference Document: JEDEC Publication 95, MS-018

RENESAS

TABLE 12. ORDERING INFORMATION

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.