Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





MITSUBISHI MICROCOMPUTERS

M37736EHBXXXGP M37736EHBGS

PROM VERSION OF M37736MHBXXXGP

DESCRIPTION

The M37736EHBXXXGP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the PROM, RAM, multiple-function timers, serial I/O, A-D converter, and others.

In the M37736EHBXXXGP, as the multiplex method of the external bus, either of 2 types can be selected.

The M37736EHBXXXGP has the same function as the M37736MHBXXXGP except that the built-in ROM is PROM. (Refer to the basic function blocks description.) For program development, the M37736EHBGS with erasable ROM that is housed in a windowed ceramic LCC is also provided.

FEATURES

Number of basis	c instructions	103
Memory size	PROM	124 Kbytes
	RAM	3968 bytes
●Instruction exec	cution time	
The fastest inst	ruction at 25 MHz frequency	160 ns


Single power supply	5 V ± 10%
●Low power dissipation (at 25 MHz frequency)	
	47.5 mW (Typ.)
●Interrupts	19 types, 7 levels
Multiple-function 16-bit timer	5 + 3
●Serial I/O (UART or clock synchronous)	3
●10-bit A-D converter	. 8-channel inputs
●12-bit watchdog timer	
●Programmable input/output, output	
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10)	84
●Clock generating circuit	2 circuits built-in

APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, and others.

Control devices for general industrial equipment such as communication equipment, and others.


Note. Do not use the windowed EPROM version for mass production, because it is a tool for program development (for evaluation).







PROM VERSION OF M37736MHBXXXGP









PROM VERSION OF M37736MHBXXXGP

FUNCTIONS OF M37736EHBXXXGP

	Parameter	Functions		
Number of basic instructions	5	103		
Instruction execution time		160 ns (the fastest instruction at external clock 25 MHz frequency)		
Memory size	PROM	124 Kbytes		
Wellioly Size	RAM	3968 bytes		
I	P0 – P2, P4 – P8, P10	8-bit × 9		
Input/Output ports	P3	4-bit X 1		
Output port	P9	8-bit X 1		
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5		
wuiti-iunction timers	TB0, TB1, TB2	16-bit X 3		
Serial I/O		(UART or clock synchronous serial I/O) X 3		
A-D converter		10-bit X 1 (8 channels)		
Watchdog timer		12-bit X 1		
Interrupts		3 external types, 16 internal types		
merrupts		Each interrupt can be set to the priority level $(0 - 7.)$		
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a		
		quartz-crystal oscillator)		
Supply voltage		5 V ± 10%		
Power dissipation		47.5 mW (at external clock 25 MHz frequency)		
Input/Output characteristic	Input/Output voltage	5 V		
Input/Output characteristic	Output current	5 mA		
Memory expansion		External bus mode A; maximum 16 Mbytes,		
Memory expansion		External bus mode B; maximum 1 Mbytes		
Operating temperature rang	e	−20 to 85 °C		
Device structure		CMOS high-performance silicon gate process		
Dealtone	M37736EHBXXXGP	100-pin plastic molded QFP (100P6S-A)		
Package	M37736EHBGS	100-pin ceramic LCC (with a window) (100D0)		







PROM VERSION OF M37736MHBXXXGP

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc,	Power source	pai, Oaipai	Apply 5 V ± 10% to Vcc and 0 V to Vss.
Vss	21121 000.00		117
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should
Xout	Clock output	Output	be connected to the XIN pin, and the XOUT pin should be left open.
Ē	Enable output	Output	This pin functions as the enable signal output pin which indicates the access status in the internal bus. In the external bus mode B and the memory expansion mode or the microprocessor mode, this pin output signal RDE.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
BSEL	Bus method select input	Input	In the memory expansion mode or the microprocessor mode, this pin determines the external bus mode. The bus mode becomes the external bus mode A when "H" signal is input, and the external bus mode B when "L" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference	Input	This is reference voltage input pin for the A-D converter.
	voltage input		
P00 – P07	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
			In the memory expansion mode or the microprocessor mode, these pins output address $(A_0 - A_7)$ at the external bus mode A, and these pins output signals $\overline{CS_0} - \overline{CS_4}$ and \overline{RSMP} , and addresses (A_{16}, A_{17}) at the external bus mode B.
P10 – P17	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20 – P27	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D0 – D7) is input/output or an address is output. When using the external bus mode A, the address is A16 – A23. When using the external bus mode B, the address is A0 – A7.
P30 – P33	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, R/W, BHE, ALE, and HLDA signals are output at the external bus mode A, and WEL, WEH, ALE, and HLDA signals are output at the external bus mode B.
P40 – P47	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41 and P42 become HOLD and RDY input pins, and a clock φ1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 can be selected as an I/O port.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3.
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input ($\overline{\text{INT}_0} - \overline{\text{INT}_2}$) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ sub output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.
P90 – P97	Output port P9	Output	Port P9 is an 8-bit I/O port. These ports are floating when reset. When writting to the port latch, these ports become the output mode. P90 – P93 also function as I/O port for UART 2.
P100 – P107	I/O port P10	I/O	In addition to having the same functions as port P0 in the single-chip mode, P104 – P107 also function as input pins for key input interrupt input ($\overline{\text{Kl}_0} - \overline{\text{Kl}_3}$).
			, , , , , , , , , , , , , , , , , , , ,







PROM VERSION OF M37736MHBXXXGP

BASIC FUNCTION BLOCKS

The M37736EHBXXXGP has the same function as the M37736MHB XXXGP except that the built-in ROM is PROM. Refer to the section on the M37736MHBXXXGP.

PIN DESCRIPTION (EPROM MODE)

Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5V±10% to Vcc and 0V to Vss.
CNVss	VPP input	Input	Connect to VPP when programming or verifing.
BYTE	VPP input	Input	Connect to VPP when programming or verifing.
RESET	Reset input	Input	Connect to Vss.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
Xout	Clock output	Output	
Ē	Enable output	Output	Keep open.
AVcc, AVss	Analog supply input		Connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	Connect to Vss.
P00 – P07	Address input (A0 - A7)	Input	Port P0 functions as the lower 8 bits address input (A0 – A7).
P10 – P17	Address input (A8 – A15)	Input	Port P1 functions as the higher 8 bits address input (A8 – A15).
P20 – P27	Data I/O (D0 - D7)	I/O	Port P2 functions as the 8 bits data input/output (D0 – D7).
P30	Address input (A16)	Input	P30 functions as the most significant bit address input (A16).
P31 – P33	Input port P3	Input	Connect to Vss.
P40 – P47	Input port P4	Input	Connect to Vss.
P50 – P57	Control signal input	Input	P50, P51, and P52 function as PGM, OE, and CE input pins respectively. Connect P53, P54, P55, and P56 to Vcc. Connect P57 to Vss.
P60 – P67	Input port P6	Input	Connect to Vss.
P70 – P77	Input port P7	Input	Connect to Vss.
P80 – P87	Input port P8	Input	Connect to Vss.
P90 – P97	Input port P9	Input	Connect to Vss.
P100 – P107	Input port P10	Input	Connect to Vss.
BSEL		Input	Connect to Vcc.
EVL0, EVL1		Output	Keep open.





PROM VERSION OF M37736MHBXXXGP

EPROM MODE

The M37736EHBXXXGP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 shows the pin connections in the EPROM mode.

The EPROM mode is the 1M mode for the EPROM that is equivalent to the M5M27C101K.

When in the EPROM mode, ports P0, P1, P2, P30, P50, P51, P52, CNVss, and BYTE are used for the EPROM (equivalent to the M5M27C101K).

When in this mode, the built-in PROM can be programmed or read from using these pins in the same way as with the M5M27C101K.

This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 0100016 – 1FFFF16.

Connect the clock which is either ceramic resonator or external clock to X_{IN} pin and X_{OUT} pin.

Table 1 Pin function in EPROM mode

	M37736EHBXXXGP	M5M27C101K
Vcc	Vcc	Vcc
VPP	CNVss, BYTE	VPP
Vss	Vss	Vss
Address input	Ports P0, P1, P30	A0 – A16
Data I/O	Port P2	D0 – D7
CE	P52	CE
ŌE	P51	ŌE
PGM	P50	PGM




Fig. 1 Pin connection in EPROM mode





PROM VERSION OF M37736MHBXXXGP

FUNCTION IN EPROM MODE 1M mode (equivalent to the M5M27C101K)

Reading

To read the EPROM, set the \overline{CE} and \overline{OE} pins to a "L" level. Input the address of the data (A0 – A16) to be read, and the data will be output to the I/O pins D0 – D7. The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pins are in the "H" state.

Programming

Programming must be performed in 8 bits by a byte program. To program to the EPROM, set the \overline{CE} pin to a "L" level and the \overline{OE} pin to a "H" level. The CPU will enter the programming mode when 12.5 V is applied to the VPP pin. The address to be programmed to is selected with pins $Ao - A_{16}$, and the data to be programmed is input to pins $Do - D_7$. Set the \overline{PGM} pin to a "L" level to being programming.

Erasing

To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15 J/cm².

Programming operation

To program the M37733EHBXXXFP, first set Vcc = 6 V, VPP = 12.5 V, and set the address to 0100016. Apply a 0.2 ms programming pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 0.2 ms programming pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (X) before the data can be read OK, and then write the data again, applying a further once this number of pulses (0.2 \times X ms).

When this series of programming operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been programmed, read with VCC = VPP = 5 V (or VCC = VPP = 5.5 V).

Table 2. I/O signal in each mode

Pin Mode	CE	ŌĒ	PGM	VPP	Vcc	Data I/O
Read-out	VIL	VIL	Х	5 V	5 V	Output
Output	VIL	ViH	Х	5 V	5 V	Floating
Disable	VIH	Х	Х	5 V	5 V	Floating
Programming	VIL	ViH	VIL	12.5 V	6 V	Input
Programming Verify	VIL	VIL	ViH	12.5 V	6 V	Output
Program Disable	ViH	ViH	ViH	12.5 V	6 V	Floating

Note 1: An X indicates either VIL or VIH.

Programming operation (equivalent to the M5M27C101K)


AC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = 6 V ± 0.25 V, VPP = 12.5 ± 0.3 V, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits	130 0.21 5.25	Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
tAS	Address setup time		2			μs
toes	OE setup time		2			μs
tDS	Data setup time		2			μs
tah	Address hold time		0			μs
tDH	Data hold time		2			μs
tDFP	Output enable to output float delay		0		130	ns
tvcs	Vcc setup time		2			μs
tvps	VPP setup time		2			μs
tPW	PGM pulse width		0.19	0.2	0.21	ms
topw	PGM over program pulse width		0.19		5.25	ms
tces	CE setup time		2			μs
tOE	Data valid from OE				150	ns




PROM VERSION OF M37736MHBXXXGP

AC waveforms



Programming algorithm flow chart

Test conditions for A.C. characteristics Input voltage: VIL = 0.45 V, VIH = 2.4 V Input rise and fall times (10 % - 90 %): 20 ns Reference voltage at timing measurement: Input, Output "L" = 0.8 V, "H" = 2 V






PROM VERSION OF M37736MHBXXXGP

SAFETY INSTRUCTIONS

- (1) Sunlight and fluorescent lamp contain light that can erase written information. When using in read mode, be sure to cover the transparent glass portion with a seal or other materials (ceramic package product).
- (2) Mitsubishi Electric corp. provides the seal for covering the transparent glass. Take care that the seal does not touch the read pins (ceramic package product).
- (3) Clean the transparent glass before erasing. Fingers' fat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability (ceramic package product).
- (4) A high voltage is used for programming. Take care that overvoltage is not applied. Take care especially at power on.
- (5) The programmable M37736EHBGP that is shipped in blank is also provided. For the M37736EHBGP, Mitsubishi Electric corp. does not perform PROM programming test and screening following the assembly processes. To improve reliability after programming, performing programming and test according to the flow below before use is recommended.



Caution: Never expose to 150 °C exceeding 100 hours.

ADDRESSING MODES

The M37736EHBXXXGP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

MACHINE INSTRUCTION LIST

The M37736EHBXXXGP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

DATA REQUIRED FOR PROM ORDERING

Please send the following data for writing to PROM.

- (1) M37736EHBXXXGP writing to PROM order confirmation form
- (2) 100P6S mark specification form
- (3) ROM data (EPROM 3 sets)





PROM VERSION OF M37736MHBXXXGP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to +12(Note)	V
Vı	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, VREF, XIN, BSEL		-0.3 to Vcc + 0.3	V
Vo	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107, XOUT, E		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +150	°C

Note. When the EPROM is programmed, input voltage of pins CNVss and BYTE is 13 V respectively.

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V ± 10%, Ta = -20 to +85 °C, unless otherwise noted)

Symbol		Parameter	3	Limits	Max. 5.5 5.5 Vcc Vcc Vcc 0.2Vcc 0.16Vcc -10	Unit	
Cymbol		raidinotoi	Min.	Тур.	Max.	Offic	
Vcc	Power source voltage	f(XIN): Operating	4.5	5.0	5.5	V	
	1 ower source voltage	f(XIN) : Stopped, f(XCIN) = 32.768 kHz	Min. Typ. Max. Order	•			
AVcc	Analog power source volt	age		Vcc	Typ. Max. 5.0 5.5 5.5 Vcc 0 0 0 Vcc Vcc Vcc 0.2Vcc 0.16Vcc -10 -5		
Vss	Power source voltage		0		V		
AVss	Analog power source volt	8		0		V	
	3 1	P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67,					
VIH		7, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, BYTE, BSEL, Xcin (Note 3)	0.8 Vcc		Vcc	V	
ViH		10 – P17, P20 – P27 (in single-chip mode)	0.8 Vcc		Vcc	V	
\ /	High-level input voltage F	10 – P17, P20 – P27	0.5.1/22		Vaa	.,	
VIH	(in memo	ory expansion mode and microprocessor mode)	0.5 VCC		VCC	V	
		00 – P07, P30 – P33, P40 – P47, P50 – P57, <u>P60 – P</u> 67,					
VIL		7, P80 - P87, P90 - P92, P100 - P107, XIN, RESET,	0		0.2Vcc	V	
		BYTE, BSEL, Xcin (Note 3)					
VIL		10 – P17, P20 – P27 (in single-chip mode)	0		0.2Vcc	V	
VIL	Low-level input voltage P		0		0.16Vcc	V	
	,	, , , , , , , , , , , , , , , , , , , ,					
louv	High-level peak output cu					m A	
IOH(peak)		, . , . , . , , , , , , , , , , , , , ,			-10	IIIA	
	Lligh level everene sustain				5.5 5.5 Vcc Vcc Vcc 0.2Vcc 0.16Vcc -10 -5		
IOH(avg)	High-level average outpu	· · · · · · · · · · · · · · · · · · ·			_5	mA	
IOH(avg)		, , ,				'''	
	Low-level peak output cui				Vcc Vcc Vcc Vcc 0.2Vcc 0.2Vcc 0.16Vcc -10 -5 10 20 5 15 25		
IOL(peak)	Low-level peak output cui				10	mA	
гос(реак)		P80 – P87, P90 – P97, P104 – P107			"	''''	
IOL(peak)	Low-level peak output cu	rrent P44 – P47, P100 – P103			20	mA	
	Low-level average output	current P00 - P07, P10 - P17, P20 - P27, P30 - P33,					
IOL(avg)		P40 – P43, P54 – P57, P60 – P67, P70 – P77,			5	mA	
		P80 - P87, P90 - P97, P104 - P107					
IOL(avg)	Low-level average output	current P44 - P47, P100 - P103			15	mA	
f(XIN)	Main-clock oscillation free				25	MHz	
f(Xcin)	Sub-clock oscillation frequency	uency		32.768	50	kHz	

Notes 1. Average output current is the average value of a 100 ms interval.

- 2. The sum of IoL(peak) for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less, the sum of IoH(peak) for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less, the sum of IoL(peak) for ports P4, P5, P6, P7, and P10 must be 100 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, P7, and P10 must be 80 mA or less.
- 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
- **4.** The maximum value of $f(X_{IN}) = 12.5$ MHz when the main clock division selection bit = "1".







PROM VERSION OF M37736MHBXXXGP

$\textbf{ELECTRICAL CHARACTERISTICS} \text{ (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = } \underline{25 \text{ MHz, unless otherwise noted)}}$

Symbol	Dovernator	Took conditions		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vон	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107	lон = −10 mA	3			V
Vон	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	Іон = -400 µА	4.7			V
	111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Iон = −10 mA	3.1			
Voн	High-level output voltage P30 – P32	Icн = -400 μA	4.8			V
Vон	High-level output voltage E	Iон = −10 mA	3.4			\ , <i>(</i>
VOH	Tilgit-level output voltage E	IoH = -400 μA	4.8			V
VoL	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P43, P50 – P57, P60 – P67, P70 – P75, P80 – P87, P90 – P97, P104 – P107	IoL = 10 mA			2	V
Vol	Low-level output voltage P44 – P47, P100 – P103	IoL = 20 mA			2	V
Vol	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	IoL = 2 mA			0.45	V
Vol	Law level output voltage D2c D2c	IoL = 10 mA	1000		1.9	
VOL	Low-level output voltage P30 – P32	IoL = 2 mA	9		0.43	V
Vol	Low-level output voltage E	IoL = 10 mA			1.6	V
VOL	Low-level output voltage L	IoL = 2 mA			0.4]
VT+ – VT–	Hysteresis $\overline{\text{HOLD}}$, $\overline{\text{RDY}}$, $\overline{\text{TA0IN}}$ – $\overline{\text{TA4IN}}$, $\overline{\text{TB0IN}}$ – $\overline{\text{TB2IN}}$, $\overline{\text{INT}_0}$ – $\overline{\text{INT}_2}$, $\overline{\text{ADTRG}}$, $\overline{\text{CTS}_0}$, $\overline{\text{CTS}_1}$, $\overline{\text{CTS}_2}$, $\overline{\text{CLK}_0}$, $\overline{\text{CLK}_1}$, $\overline{\text{CLK}_2}$, $\overline{\text{KI}_0}$ – $\overline{\text{KI}_3}$		0.4		1	V
VT+ - VT-	Hysteresis RESET	7	0.2		0.5	V
VT+ - VT-	Hysteresis XIN	and the same of th	0.1		0.4	V
$V_{T+} - V_{T-}$	Hysteresis Xcin (When external clock is input)		0.1		0.4	V
lıн	High-level input current P00 - P07, P10 - P17, P20 - P27, P30 - P33, P40 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87, P90 - P92, P100 - P107, XIN, RESET, CNVss, BYTE, BSEL	VI = 5 V			5	μA
lıL	Low-level input current P00 - P07, P10 - P17, P20 - P27, P30 - P33, P40 - P47, P50 - P57, P60, P61, P65 - P67, P70 - P77, P80 - P87, P90 - P92, P100 - P103, XIN, RESET, CNVss, BYTE, BSEL	VI = 0 V			-5	μА
lı∟	Low-level input current P104 – P107, P62 – P64	VI = 0 V, without a pull-up transistor			-5	μA
		VI = 0 V, with a pull-up transistor	-0.25	-0.5	-1.0	mA
VRAM	RAM hold voltage	When clock is stopped.	2			V





PROM VERSION OF M37736MHBXXXGP

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		Unit
				Min.	Тур.	Max.	Offic
			Vcc = 5 V, f(XIN) = 25 MHz (square waveform), f(f2) = 12.5 MHz, f(XCIN) = 32.768 kHz, in operating (Note 1)		9.5	19	mA
			Vcc = 5 V, f(XIN) = 25 MHz (square waveform), (f(f2) = 1.5625 MHz), f(XCIN) = Stopped, in operating (Note 1)		1.3	2.6	mA
Icc	Power source current	In single-chip mode, output pins are open, and other pins are Vss.	Vcc = 5V, f(XIN) = 25 MHz (square waveform), f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 2)		10	20	μА
			Vcc = 5 V, f(XIN) : Stopped, f(XCIN) : 32.768 kHz, in operating (Note 3)	0	50	100	μА
		Vcc = 5 V, f(XIN) : Stopped, f(XCIN) : 32.768 kHz, when a WIT instruction is executed (Note 4)		5	10	μA	
			Ta = 25 °C, when clock is stopped			1	μA
			Ta = 85 °C, when clock is stopped			20	μA

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

- 2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
- 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- 4. This applies when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz (Note), unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Cyrribor		rest conditions	Min.	Тур.	Max.	Unit
_	Resolution	VREF = VCC			10	Bits
_	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
tconv	Conversion time		9.44			μs
VREF	Reference voltage		2		Vcc	V
VIA	Analog input voltage		0		VREF	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.





PROM VERSION OF M37736MHBXXXGP

 $\textbf{TIMING REQUIREMENTS} \text{ (Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = -20 to 85 °C, } \text{ f(XiN) = 25 MHz, unless otherwise noted (Note))}$

Notes 1. This applies when the main clock division selection bit = "0" and f(f2) = 12.5 MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Lir	Unit	
	r arameter			Max.
tc	External clock input cycle time (Note 3)	40		ns
tw(H)	External clock input high-level pulse width (Note 4)	15		ns
tw(L)	External clock input low-level pulse width (Note 4)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns

Notes 3. When the main clock division selection bit = "1", the minimum value of tc = 80 ns.

4. When the main clock division selection bit = "1", values of tw(H) / tc and tw(L) / tc must be set to values from 0.45 through 0.55.

Single-chip mode

Symbol	Parameter	Limits		Unit
Cyrribor		Min.	Max.	Unit
tsu(P0D-E)	Port P0 input setup time	60		ns
tsu(P1D-E)	Port P1 input setup time	60		ns
tsu(P2D-E)	Port P2 input setup time	60		ns
tsu(P3D-E)	Port P3 input setup time	60		ns
tsu(P4D-E)	Port P4 input setup time	60		ns
tsu(P5D-E)	Port P5 input setup time	60		ns
tsu(P6D-E)	Port P6 input setup time	60		ns
tsu(P7D-E)	Port P7 input setup time	60		ns
tsu(P8D-E)	Port P8 input setup time	60		ns
tsu(P10D-E)	Port P10 input setup time	60		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns
th(E-P10D)	Port P10 input hold time	0		ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Lir	Unit	
Symbol	r aranneter	Min.	Max.	Offic
tsu(D-E)	Data input setup time (external bus mode A)	32		ns
tsu(D-RDE)	Data input setup time (external bus mode B)	32		ns
tsu(RDY-φ1)	RDY input setup time	55		ns
tsu(HOLD-φ1)	HOLD input setup time	55		ns
th(E-D)	Data input hold time (external bus mode A)	0		ns
th(RDE-D)	Data input hold time (external bus mode B)	0		ns
th(\phi1-RDY)	RDY input hold time	0		ns
th(\phi1-HOLD)	HOLD input hold time	0		ns



MITSUBISHI MICROCOMPUTERS



M37736EHBXXXGP M37736EHBGS

PROM VERSION OF M37736MHBXXXGP

Timer A input (Count input in event counter mode)

Symbol	parameter	Lir	Unit	
		Min.	Max.	Offic
tc(TA)	TAin input cycle time	80		ns
tw(TAH)	TAin input high-level pulse width	40		ns
tw(TAL)	TAin input low-level pulse width	40		ns

Timer A input (Gating input in timer mode)

Symbol	parameter	Lir	Unit	
		Min.	Max.	Offic
tc(TA)	TAin input cycle time (Note)	320		ns
tw(TAH)	TAiın input high-level pulse width (Note)	160		ns
tw(TAL)	TAin input low-level pulse width (Note)	160		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	parameter		Limits	
Symbol			Max.	Unit
tc(TA)	TAin input cycle time (Note)	320		ns
tw(TAH)	TAin input high-level pulse width	80		ns
tw(TAL)	TAin input low-level pulse width	80		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	parameter		Limits		Unit		
	parameter		Min.	Max.	Unit		
tw(TAH)	TAin input high-level pulse width				80		ns
tw(TAL)	TAin input low-level pulse width				80		ns

Timer A input (Up-down input in event counter mode)

Symbol	parameter	Lir	Unit	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input high-level pulse width	1000		ns
tw(UPL)	TAiouT input low-level pulse width	1000		ns
tsu(UP-Tin)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	parameter	Lin	Unit	
		Min.	Max.	Offic
tc(TA)	TAj input cycle time	800		ns
tsu(TAjіn-TAjоит)	TAjın input setup time	200		ns
tsu(TAjout-TAjın)	TAjout input setup time	200		ns





PROM VERSION OF M37736MHBXXXGP

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Offic
tc(TB)	TBin input cycle time (one edge count)	80		ns
tw(TBH)	TBiin input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBiin input low-level pulse width (one edge count)	40		ns
tc(TB)	TBiin input cycle time (both edges count)	160		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	80		ns
tw(TBL)	TBiin input low-level pulse width (both edges count)	80		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter		Limits		
- Cyllibol			Max.	Unit	
tc(TB)	TBiin input cycle time (Note)	320		ns	
tw(TBH)	TBiin input high-level pulse width (Note)	160		ns	
tw(TBL)	TBin input low-level pulse width (Note)	160		ns	

 $\textbf{Note.} \ \ \text{Limits change depending on } f(XIN). \ \ \text{Refer to "DATA FORMULAS"}.$

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Parameter		Limits		
Cymbol	Falametei	4000	Min.	Max.	Unit	
tc(TB)	TBiin input cycle time (Note)		320		ns	
tw(TBH)	TBiin input high-level pulse width (Note)		160		ns	
tw(TBL)	TBin input low-level pulse width (Note)		160		ns	

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	nbol Parameter		Limits		
		Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1000		ns	
	ADTRG input low-level pulse width	125		ns	

Serial I/O

Symbol	Symbol Parameter		Limits	
Cymbol	1 didiffetet	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high-level pulse width	100		ns
tw(CKL)	CLKi input low-level pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

External interrupt INTi input, key input interrupt Kli input

Symbol	vmbol Parameter		Limits		
Cyribol	Min.	Max.	Unit		
tw(INH)	INTi input high-level pulse width	250		ns	
tw(INL)	INTi input low-level pulse width	250		ns	
tw(KIL)	Kli input low-level pulse width	250		ns	





PROM VERSION OF M37736MHBXXXGP

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Symbol Parameter -	Limits	Unit	
Cymbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	8 X 10 ⁹ 2 · f(f ₂)		ns
tw(TAH)	TAil input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TAL)	TAin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits	Linit	
l Gymbol	Cymbol Latameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Symbol Parameter		Limits		
- Cyllibol			Max.	Unit	
tc(TB)	TBilN input cycle time	8 X 10 ⁹ 2 · f(f ₂)		ns	
tw(TBH)	ТВім input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns	
tw(TBL)	TBiln input low-level pulse width	4 X 10 ⁹ 2 · f(f ₂)		ns	

Note. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".





PROM VERSION OF M37736MHBXXXGP

SWITCHING CHARACTERISTICS (Vcc = 5 V ± 10%, Vss = 0 V, Ta = -20 to 85°C, f(XIN) = 25 MHz (Note), unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
Symbol	raiametei	rest conditions	Min.	Max.	On I
td(E-P0Q)	Port P0 data output delay time			80	ns
td(E-P1Q)	Port P1 data output delay time	Fig. 2		80	ns
td(E-P2Q)	Port P2 data output delay time			80	ns
td(E-P3Q)	Port P3 data output delay time			80	ns
td(E-P4Q)	Port P4 data output delay time			80	ns
td(E-P5Q)	Port P5 data output delay time			80	ns
td(E-P6Q)	Port P6 data output delay time			80	ns
td(E-P7Q)	Port P7 data output delay time			80	ns
td(E-P8Q)	Port P8 data output delay time			80	ns
td(E-P9Q)	Port P9 data output delay time			80	ns
td(E-P10Q)	Port P10 data output delay time			80	ns

Note. This applies when the main clock division selection bit = "0" and f(fz) = 12.5 MHz.




Fig. 2 Measuring circuit for ports P0 – P10 and φ1



PROM VERSION OF M37736MHBXXXGP

[External bus mode A]

Memory expansion mode and microprocessor mode

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 25 °C, f(XIN) = 25 MHz (Note 1), unless otherwise noted)$

Symbol	Parameter	(Note 2)	Test		nits	Unit
Cy	- alamoto	Wait mode	conditions	Min.	Max.	Offic
l.		No wait		12		ns
td(An–E)	Address output delay time	Wait 1				
		Wait 0		87		ns
		No wait		12		ns
td(A–E)	Address output delay time	Wait 1		7.		
		Wait 0		75		ns
th(E-An)	Address hold time			18		ns
		No wait		22		ns
tw(ALE)	ALE pulse width	Wait 1		22		115
		Wait 0		57		ns
		No wait		5		ns
tsu(A–ALE)	Address output setup time	Wait 1	AND THE			113
		Wait 0	M 6	45		ns
4 =	All diese	No wait	A STATE OF THE PARTY OF THE PAR	9		ns
th(ALE-A)	Address hold time	Wait 1		-		
		Wait 0		15		ns
td(ALE-E)	ALE systems delegations	No wait	Fig. 2	4		ns
tu(ALE-E)	ALE output delay time	Wait 1	1 1g. 2			ns
ļ.		Wait 0		10	45	
td(E-DQ)	Data output delay time				45	ns
th(E-DQ)	Data hold delay time	I		18		ns
tw(EL)	E sules width	No wait Wait 1		50		ns
(LL)	E pulse width	Wait 0		130		ns
tpxz(E-DZ)	Floating start delay time	vvail 0			5	ns
tpzx(E-DZ)	Floating release delay time			20		ns
T ()	Trouming rolesco uplay limb	No wait				
td(BHE-E)	BHE output delay time	Wait 1		12		ns
' '		Wait 0		87		ns
		No wait		12		
td(R/W-E)	R/W output delay time	Wait 1		12		ns
		Wait 0		87		ns
th(E-BHE)	BHE hold time			18		ns
th(E-R/W)	R/W hold time			18		ns
td(E−φ1)	φ1 output delay time			0	18	ns
td(φ1-HLDA)	HLDA output delay time				50	ns

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





PROM VERSION OF M37736MHBXXXGP

[External bus mode A]

Memory expansion mode and microprocessor mode

Bus timing data formulas ($Vcc = 5 V \pm 10\%$, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz (Max., Note), unless otherwise noted)

Symbol	Parameter		Limits		l loit
Cyrribor	i diametei	Wait mode	Min.	Max.	Unit
		No wait	$\frac{1 \times 10^9}{1000} - 28$		nc
td(An-E)	Address output delay time	Wait 1	2 · f(f2)		ns
td(An-E)	Address output delay time	Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$		ns
		No wait	1 ¥ 109		
		Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 28$		ns
td(A-E)	Address output delay time		3 ¥ 10 ⁹		
		Wait 0	2 · f(f ₂) - 45		ns
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$		ns
		No wait	1 X 10 ⁹		
		Wait 1	$\frac{1}{2 \cdot f(f_2)} - 18$		ns
tw(ALE)	ALE pulse width		2 × 10 ⁹		
		Wait 0	$\frac{2 \times 10}{2 \cdot f(f_2)} - 23$		ns
		No wait	1 X 10 ⁹ - 35		ne
tsu(A-ALE)	Address output setup time	Wait 1	2 · f(f2)		ns
tsu(A-ALE)	, talistic surpair settle time	Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
			2 · 1(12)		
		No wait	9		ns
th(ALE-A)	Address hold time	Wait 1	1 X 10 ⁹ 25		
		Wait 0	$\frac{1 \times 10^4}{2 \cdot f(f_2)} - 25$		ns
		No wait	4		
td(ALE-E)	ALE output delay time	Wait 1	4		ns
tu(ALE-E)		Wait 0	$\frac{1 \times 10^9}{2 \times 10^9} - 30$		ns
		vvait 0	2 · f(f2)		113
td(E-DQ)	Data output delay time			45	ns
th(E-DQ)	Data hold time		$\frac{1 \times 10^9}{200} - 22$		ns
			2 · f(f2)		
		No wait	$\frac{2 \times 10^9}{2 \times 10^9} - 30$		ns
tw(EL)	E pulse width		2 · f(f2)		
		Wait 1	$\frac{4 \times 10^9}{200} - 30$		ns
tova(E.DZ)	Electing start delay time	Wait 0	2 · f(f2)	-	
tpxz(E-DZ)	Floating start delay time		4 × 409	5	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$		ns
		No wait	1 ¥ 109		_
		Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 28$		ns
td(BHE-E)	BHE output delay time		3 ¥ 10 ⁹		
		Wait 0	$\frac{3 \times 10}{2 \cdot f(f_2)} - 33$		ns
		No wait	1 🗸 109		no
td(R/W-E)	R/W output delay time	Wait 1	$\frac{1 \times 10^{3}}{2 \cdot f(f_2)} - 28$		ns
(I(/ VV-L)	R/W output delay time	Wait 0	$\frac{3 \times 10^9}{3 \times 10^9} - 33$		ns
			2 · f(f2)		
th(E-BHE)	BHE hold time		$\frac{1 \times 10^9}{200}$ - 22		ns
-			2 · f(f2)		
th(E-R/W)	R/W hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$		ns
4	As output dolay time			40	
td(E−φ1)	φ1 output delay time		0	18	ns
	·			<u> </u>	

Notes 1. This applies when the main-clock division selection bit = "0".



^{2.} f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".



PROM VERSION OF M37736MHBXXXGP

[External bus mode B]

Memory expansion mode and microprocessor mode

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz (Note 1), unless otherwise noted)$

Mait mode Conditions Min. Max. Max. Mo wait Mait 1 Wait 0	Symbol	Parameter	(Note 2)	Test	Lin	nits	1.1-24
Chip-select output delay time	Symbol	Parameter	Wait mode	conditions	Min.	Max.	Unit
Thi(WE-CS) Thi(RDE-CS) Thi(RDE-An) T		Chip-select output delay time			12		ns
th(RDE-CS) Chip-select hold time 4 4 td(An-WE) td(An-RDE) Address output delay time No wait Wait 1 Wait 0 12 td(A-WE) td(A-RDE) Address output delay time No wait Wait 1 Wait 0 12 th(WE-An) th(RDE-An) Address hold time No wait Wait 1 Wait 0 22 tw(ALE) ALE pulse width No wait Wait 1 Wait 0 57 tsu(A-ALE) Address output setup time No wait Wait 1 Wait 0 45 th(ALE-A) Address hold time No wait Wait 1 Wait 0 9 td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 Wait 0 4 th(WE-DQ) Data output delay time No wait Wait 1 Wait 0 4 tw(WE) WEL/WEH pulse width No wait Wait 1 Wait 0 130			Wait 0		87		ns
td(An-WE) td(An-RDE) Address output delay time Wait 1 Wait 0 No wait 1 Wait 1 Wait 0 87 td(A-RDE) Address output delay time 12 Wait 0 To wait 1 Wait 0 To To Wait 1 Wait 0 75 th(WE-An) th(RDE-An) Address hold time 18 No wait Wait 1 Wait 0 To To Wait 1 Wait 0 To Wait 1 Wait 0 To To Wait 1 Wait 0 To To Wait 1 Wait 1 Wait 0 To To Wait 1 Wait 1 Wait 0 To To Wait 1	, ,	Chip-select hold time			4		ns
td(A-WE) td(A-RDE) Address output delay time No wait Wait 1 Wait 0 12 <td></td> <td>Address output delay time</td> <td>Wait 1</td> <td></td> <td></td> <td></td> <td>ns</td>		Address output delay time	Wait 1				ns
td(A-WE) td(A-RDE) Address output delay time Wait 1 Wait 0 75 18 th(WE-An) th(RDE-An) Address hold time 18 22 2 tw(ALE) ALE pulse width Wait 1 Wait 0 Wait 1 Wait 0 57 57 tsu(A-ALE) Address output setup time Wait 1 Wait 0 Wait 1 Wait 0 45 45 th(ALE-A) Address hold time No wait Wait 1 Wait 0 15 15 td(ALE-WE) td(ALE-RDE) ALE output delay time Wait 1 Wait 0 44 10 td(WE-DQ) Data output delay time No wait Wait 1 Wait 0 18 50 tw(WE) WEL/WEH pulse width Wait 1 Wait 0 130					87		ns
th(WE-An) th(RDE-An) Address hold time 75 tw(ALE) ALE pulse width 18 tsu(A-ALE) Address output setup time 57 th(ALE-ALE) Address output setup time Fig. 2 th(ALE-ALE) Address hold time 45 th(ALE-ALE) Address hold time 9 td(ALE-WE) td(ALE-WE) td(ALE-WE) td(ALE-RDE) ALE output delay time 15 td(WE-DQ) Data output delay time 4 th(WE-DQ) Data hold delay time 18 tw(WE) WEL/WEH pulse width No wait Wait 1 Wait 1 Wait 2 Wait 1 Wait 3 Wait 1 Wait 4 Wait 1 Wait 3 Wait 1 Wait 1 Wait 1 Wait 3 Wait 1 Wait 3 Wait 1		Address output delay time	Wait 1				ns
th(RDE-An) Address hold time No wait Wait 1 22 tw(ALE) ALE pulse width 57 57 tsu(A-ALE) Address output setup time Wait 1 Fig.2 5 th(ALE-A) Address hold time No wait Wait 1 9 45 td(ALE-WE) td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 4 10 td(WE-DQ) Data output delay time 45 10 45 tw(WE) WEL/WEH pulse width No wait Wait 1 18 50 tw(WE) WEL/WEH pulse width 130 130			Wait 0	100	75		ns
tw(ALE) ALE pulse width Wait 1 Wait 0 Wait 0 Fig.2 57 tsu(A-ALE) Address output setup time No wait Wait 1 Wait 0 45 45 th(ALE-A) Address hold time Wait 1 Wait 0 9 15 td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 Wait 0 4 10 td(WE-DQ) Data output delay time 45 18 50 tw(WE) WEL/WEH pulse width Wait 1 Wait 1 Wait 0 130 130		Address hold time			18		ns
tsu(A-ALE) Address output setup time Solution Address output setup time Pig.2 Solution	tw(ALE)	ALE pulse width	Wait 1				ns
tsu(A-ALE) Address output setup time Wait 1 Wait 0 5 45 th(ALE-A) Address hold time No wait Wait 1 Wait 0 9 15 td(ALE-WE) td(ALE-RDE) ALE output delay time 4 4 td(WE-DQ) Data output delay time 10 10 th(WE-DQ) Data hold delay time 18 50 tw(WE) WEL/WEH pulse width Wait 1 Wait 0 130					57		ns
th(ALE-A) Address hold time No wait Wait 1 Wait 0 9 td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 Wait 0 4 td(WE-DQ) Data output delay time 45 th(WE-DQ) Data hold delay time 18 tw(WE) WEL/WEH pulse width Wait 1 Wait 0	tsu(A-ALE)	Address output setup time	Wait 1	Fig.2			ns
th(ALE-A) Address hold time Wait 1 9 td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 Wait 0 4 td(WE-DQ) Data output delay time 10 th(WE-DQ) Data hold delay time 18 tw(WE) WEL/WEH pulse width Wait 1 Wait 0					45		ns
td(ALE-WE) td(ALE-RDE) ALE output delay time No wait Wait 1 Wait 0 4 10 <td>th(ALE-A)</td> <td>Address hold time</td> <td></td> <td></td> <td></td> <td></td> <td>ns</td>	th(ALE-A)	Address hold time					ns
td(ALE-WE) td(ALE-RDE) ALE output delay time Wait 1 Wait 0 10 10 10 45 18 18 18 50 130 <td></td> <td></td> <td></td> <td></td> <td>15</td> <td></td> <td>ns</td>					15		ns
Wait 0 10		ALE output delay time	Wait 1		4		ns
th(WE-DQ) Data hold delay time 18 50 tw(WE) WEL/WEH pulse width Wait 1 Wait 0 130	tu(ALE-RDE)		Wait 0		10		ns
tw(WE) WEL/WEH pulse width No wait Wait 1 Wait 0	td(WE-DQ)					45	ns
tw(WE) WEL/WEH pulse width Wait 1 Wait 0	th(WE-DQ)	Data hold delay time	A				ns
	tw(WE)	WEL/WEH pulse width	Wait 1				ns ns
ITAYZ/DDE DZ) Flooting stort delay times	tpxz(RDE-DZ)	Floating start delay times	vvait 0			5	ns
Thousand start dotay time					20	5	ns
Treating release used, time	tpEX(NDL DE)	Floating release delay time	No wait				ns
tw(RDE) RDF pulse width Wait 1	tw(RDE)	RDE pulse width	Wait 1				ns
td(RSMP-WE)	td(RSMP-WE)						
td(RSMP-RDE) RSMP output delay time		RSMP output delay time			10		ns
th(\phi_RSMP) RSMP hold time 0	th(φ1-RSMP)	RSMP hold time			0		ns
td(WE-\phi1) td(RDE-\phi1)		φ1 output delay time	_		0	18	ns
		HLDA output delay time				50	ns

Notes 1. This applies when the main clock division selection bit = "0" and f(f2) = 12.5 MHz.

2. No wait : Wait bit = "1".

Wait 1: The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0: The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





PROM VERSION OF M37736MHBXXXGP

[External bus mode B]

Memory expansion mode and microprocessor mode

Bus timing data formulas (Vcc = 5 V ± 10%, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz (Max., Note1), unless otherwise noted)

Symbol	Parameter		Limits		
Symbol	Falanelei	Wait mode	Min.	Max.	Unit
		No wait	$\frac{1 \times 10^9}{2000000000000000000000000000000000000$		ns
td(CS-WE)	Chip-select output delay time	Wait 1	2 · f(f2)		113
td(CS-RDE)	omp object output using time	Wait 0	$\frac{3 \times 10^9}{2 \times 10^9} - 33$		ns
ti (IA/E 00)			2 · f(f ₂) - 33		
th(WE-CS) th(RDE-CS)	Chip-select hold time		4		ns
		No wait	1 X 10 ⁹ - 28		
td(An–WE)	Address output delay time	Wait 1	2 · f(f2)		ns
td(An–RDE)	Address output delay time	Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$		ns
		No wait	1 X 10 ⁹		
td(A-WE)	Address sutput delay time	Wait 1	$\frac{1}{2 \cdot f(f_2)} - 28$		ns
td(A-RDE)	Address output delay time	Wait 0	3 X 10 ⁹ - 45		nc
		vvail 0	2 · f(f2)		ns
th(WE-An) th(RDE-An)	Address hold time	~	$\frac{1 \times 10^9}{2 \cdot f(f2)} - 22$		ns
,		No wait	1 × 10 ⁹ – 18		
tw(ALE)	ALE pulse width	Wait 1	2 · f(f ₂) - 10		ns
	ALL palso watti	Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 23$		ns
		No wait	1 ¥ 109		
t. (A ALE)	Address output setup time	Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 35$		ns
tsu(A-ALE)	The state of the s	Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		No wait	9		ns
th(ALE-A)	Address hold time	Wait 1			113
	25	Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$		ns
		No wait	4		ns
td(ALE-WE)	ALE output delay time	Wait 1			113
td(ALE-RDE)		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
td(WE-DQ)	Data output delay time		. ,	45	ns
th(WE-DQ)	Data hold time		1 X 10 ⁹ - 22		ns
tii(WE-DQ)	Data Hold tille		2 · f(f2)		110
		No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
tw(WE)	WEL/WEH pulse width	Wait 1	4 × 109		
		Wait 0	$\frac{-3.710}{2 \cdot f(f_2)} - 30$		ns
tpxz(RDE-DZ)	Floating start delay time	1	, ,	5	ns
tpzx(RDE-DZ)	Floating release delay time		1 X 10 ⁹ - 20		ne
tpzx(NDE-DZ)	i loaning release delay little		2 · f(f2)		ns
		No wait	$\frac{2 \times 10^9}{2 \times 10^9} - 32$		ns
tw(RDE)	RDE pulse width		2 · f(f2)		-
		Wait 1 Wait 0	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 32$		ns
td(RSMP-WE)		vvall U	1 V 109		
td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10}{2 \cdot f(f_2)} - 30$		ns
th(\phi_RSMP)	RSMP hold time		0		ns
td(WE-\phi1)				18	
td(RDE−φ1)	φ1 output delay time		0	10	ns

Notes 1. This applies when the main-clock division selection bit = "0".

2. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".








PROM VERSION OF M37736MHBXXXGP


TIMING DIAGRAM








PROM VERSION OF M37736MHBXXXGP






PROM VERSION OF M37736MHBXXXGP






PROM VERSION OF M37736MHBXXXGP



(When wait bit = "1" or "0" in common)



- Vcc = $5 V \pm 10\%$
- Input timing voltage: V IL = 1.0 V, VIH = 4.0 V
 Output timing voltage: V OL = 0.8 V, VOH = 2.0 V




PROM VERSION OF M37736MHBXXXGP

[External bus mode A]

Memory expansion mode and microprocessor mode

(No wait : When wait bit = "1")



- \cdot Vcc = 5 V ± 10%
- Output timing voltage : Vol = 0.8 V, VoH = 2.0 V• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V






PROM VERSION OF M37736MHBXXXGP

[External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 1: The external area is accessed when wait bit = "0" and wait selection = "1".)



- Vcc = 5 V \pm 10%
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input Dm $_{\mbox{\scriptsize IN}}$: VIL = 0.8 V, VIH = 2.5 V






PROM VERSION OF M37736MHBXXXGP

[External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 0: The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

• $Vcc = 5 V \pm 10\%$

• Output timing voltage : VoL = 0.8 V, VoH = 2.0 V • Data input DmIN : VIL = 0.8 V, VIH = 2.5 V






PROM VERSION OF M37736MHBXXXGP

[External bus mode B]

Memory expansion mode and microprocessor mode

(No wait : When wait bit = "1")



- Vcc = $5 V \pm 10\%$
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- \bullet Data input DmIN : VIL = 0.8 V, VIH = 2.5 V






PROM VERSION OF M37736MHBXXXGP

[External bus mode B]

Memory expansion mode and microprocessor mode

(Wait 1: The external area is accessed when wait bit = "0" and wait selection bit = "1".)



- Vcc = 5 V \pm 10%
- \bullet Output timing voltage : V oL = 0.8 V, V oH = 2.0 V
- Data input DmIN: VIL = 0.8 V, VIH = 2.5 V






PROM VERSION OF M37736MHBXXXGP

[External bus mode B]

Memory expansion mode and microprocessor mode

(Wait 0: The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)




- $Vcc = 5 V \pm 10\%$
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- \bullet Data input DmIN : VIL = 0.8 V, VIH = 2.5 V





PROM VERSION OF M37736MHBXXXGP

PACKAGE OUTLINE



Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubshi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approved of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on



REVISION DESCRIPTION LIST

M37736EHBXXXGP, M37736EHBGS Datashee

Rev. No.	Revision Description			Rev. date
1.00	First Edition			970611
2.00	The following are revised:			980731
	Page	Previous Version	Revised Version	1
	P9 Right column Line 2	The M37736EHBXXXGP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode. MACHINE INSTRUCTION LIST The M37736EHBXXXGP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.	The M37736EHBXXXGP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details. MACHINE INSTRUCTION LIST The M37736EHBXXXGP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.	
	Line 10	(2) 80P6N mark specification form	(2) 100P6S mark specification form	