Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M66238FP

Standard Clock Generator with PLL Frequency Synthesizer

REJ03F0268-0200 Rev.2.00 Mar 18, 2008

Description

The M66238 is a LSI that incorporates a PLL synthesizer and a sync clock generator in it. The PLL synthesizer covers the range of 25 MHz to 50 MHz at the minimum steps of 3 kHz.

The sync circuit outputs a clock and a one-shot pulse which are synchronized with an external trigger signal. Setting a dividing ratio allows acquisition of sync clock outputs within the range of 0.78 MHz to 25 MHz.


Features

- Sync clock output frequency range: 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 of 25 to 50 MHz
- Sync accuracy (jitter): ±3 ns
- Trigger input: Polarity selectable
- One-shot pulse output: Polarity and width selectable
- 5 V power supply


Application

Pixel clock generator

Block Diagram



Pin Arrangement



Pin Description

Pin Name	Name	1/0	Function
RESET	Reset input	Input	Initialize M66238 internal status.
CS	Chip select input	Input	Transfer serial data when $\overline{\text{CS}}$ = "L".
SIN	Serial data input	Input	Synchronize 32-bit serial data from MCU with SCK, and enter.
SCLK	Serial clock input	Input	Enter a sync clock for writing 32-bit serial data.
XIN	Clock input	Input	Used by connecting crystal oscillator between XIN and
XOUT	Clock output	Output	XOUT. When using an external clock signal, connect the clock oscillator to XIN pin and open XOUT pin.
TR	Trigger input	Input	Trigger input for clock sync.
СКОВ	Clock output	Output	Output an inverted CKO signal.
CKO/PLLO	PLL output	Output	CKO outputs a clock synchronized with a trigger signal and PLLO outputs a PLL oscillator clock as it is.
PULSE	One-shot pulse output	Output	Output a one-shot pulse synchronized with a CKO signal.
CPOUT	Filter connect pin	Output	Connect a low pass filter to charge pump output.
CPIN	Filter connect pin	Input	Low pass filter input pin.
RV	VCO load output	Output	Connect a load resistor for VCO circuit operation between RV and GND.
TCKI	Test pin	Input	Shipping test pin. Connect to GND when use.
TCKO	Test pin	Output	Shipping test pin. Keep open when use.
UP	Test pin	Output	Shipping test pin. Keep open when use.
DOWN	Test pin	Output	Shipping test pin. Keep open when use.
DVCC	Digital power supply pin	_	Digital power supply pin.
DGND	Digital GND pin	_	Digital GND pin.
VCCO	Sync output power supply pin	_	Power supply pin for sync output.
GNDO	Sync output GND pin		GND pin for sync output.
AVCC	Analog power supply pin		Analog power supply pin.
AGND	Analog GND pin		Analog GND pin.

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	Vcc	-0.5 to +7.0	V
Input voltage	Vi	-0.5 to Vcc + 0.5	V
Output voltage	Vo	-0.5 to Vcc + 0.5	V
Power dissipation* ¹	Pd	650	mW
Storage temperature	Tstg	-65 to +150	°C

Note: 1. When board is mounted

All voltages adopt the GND pin of the circuit as the base (0 V) and absolute values are displayed for maximum and minimum values.

Recommended Operating Conditions

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.75	5	5.25	V
Supply voltage	GND	_	0	_	V
Input voltage	Vi	0	-	Vcc	V
Output voltage	Vo	0		Vcc	V
Operating ambient temperature	Topr	0		70	°C

Note: The direction of current flowing into a circuit is defined to be positive (no sign) and the direction of current flowing out is defined to be negative (–sign).

Absolute values are displayed for maximum and minimum values.

Electrical Characteristics

 $(Ta = 0 \text{ to } 70^{\circ}\text{C}, \text{Vcc} = 5 \text{ V} \pm 5\%, \text{GND} = 0 \text{ V})$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
item	Symbol	IVIIII	тур	IVIAX	Offic	rest conditions
High-level input voltage	VIH	2	4	_	V	TR
Low-level input voltage	VIL _		4	0.8	V	
High-level input voltage	VIH	0.8 × Vcc	X -	_	V	XIN
Low-level input voltage	VIL	1	_	0.2 × Vcc	V	
High-level output voltage	VOH	Vcc - 0.8	_	_	V	GND = 0 V, IOH = -4 mA
Low-level output voltage	VOL	_	_	0.55	V	GND = 0 V, IOL = 4 mA
Supply current (at time of standstill)	Icc (s)	_	_	50	μΑ	GND = 0 V, VI = Vcc or GND
Supply current (at time of operation)	Icc (a)		_	120	mA	GND = 0 V, CKO = 50 MHz VI = Vcc or GND
High-level input current	IIH	_	_	10	μΑ	GND = 0 V, VI = Vcc
Low-level input current	IIL	_	_	-10	μΑ	GND = 0 V, VI = 0 V
Input capacitance	CI	_	_	10	pF	

Note: Measurement circuit; The direction of current flowing to the circuit is specified to be positive (no sign).

Timing Requirements

 $(Ta = 0 \text{ to } 70^{\circ}\text{C}, Vcc = 5 \text{ V} \pm 5\%, GND = 0 \text{ V})$

Item	Symbol	Min	Тур	Max	Unit
CS width	tw (CS)	1	_	_	μ\$
CS set up time	tsu (CS-SCK)	50	_	_	ns
CS hold time	th (SCK-CS)	50			ns
SCK width	tw (SCK)	25			ns
SIN set up time	tsu (SIN-SCK)	25			ns
SIN hold time	th (SCK-SIN)	25			ns
Clock input frequency	fin	7		12	MHz
Clock input duty	fiDUTY	40		60	%
Trigger input "H" pulse width	tw (TR)	200			ns
Clock input rising time	tr	_	_	5	ns
Clock input falling time	tf	_	_	5	ns

Switching Characteristics


 $(Ta = 0 \text{ to } 70^{\circ}\text{C}, \text{Vcc} = 5 \text{ V} \pm 5\%, \text{GND} = 0 \text{ V}, \text{CL} = 15 \text{ pF})$

Item	Symbol	Min	Тур	Max	Unit
VCO oscillation frequency	fvco	25	_	50	MHz
Synchronous output frequency	fout	4	7	50	MHz
Synchronous accuracy (jitter)	Δt		, G-Y	±3	ns
Synchronous clock output start	tss (CKO)			tlp + 200	ns
Synchronous clock reversible output start	tss (CKOB)	<u> </u>	_	tlp + 200	ns
One-shot pulse output start	tss (PULSE)		_	tlp + 200	ns
Synchronous clock output stop	tsp (CKO)		_	40	ns
Synchronous clock reversible output stop	tsp (CKOB)	C	_	40	ns
One-shot pulse output width	tw (PULSE)	n • tp − 10	_	n • tp + 10	ns
Synchronous clock output duty	fo _{DUTY} (CKO)	40	_	60	%
Synchronous clock reversible output duty	fo _{DUT} (CKOB)	40	_	60	%

Note: tp = 1 / fout, $tlp = tp \times (100 - fvcoduty) / 100$

The n value of one-shot pulse output width is set in the register.

Measurement Circuit



Notes:

- Waveform for switching test
 - Input pulse level XIN: 0 to Vcc, TR: 0 to 3 V

Input pulse rising time: 3 ns Input pulse falling time: 3 ns

Zo: 50 Ω


Output voltage All outputs: Vcc/2

• Electrostatic capacitance: CL includes floating capacitance of connection and probe input capacitance.

List of Register Setting Commands

A1	A0	Setting
0	0	Setting of CKO/PLLO dividing ratio, PLL synthesizer 15-bit generation dividing ratio and reference clock generation 12-bit dividing ratio.
1	0	Setting of one-shot pulse polarity and width, setting of trigger edge, HALT of entire M66238, HALT of charge pump and VCO, phase comparator output UP/DOWN, CKO/PLLO switching.
1	1	Dummy trigger generation command

Serial Data Write Timing



Register Configuration

1. Clock frequency setting command
Reference clock generation 12-bit division ratio, PLL synthesizer 15-bit division ratio and CKO/PLLO division ratio are set at address (A1, A0) = (0, 0).

Data Bit		Description	Default
D0	0	12-bit reference clock dividing ratio is set.	0
	1	D11 and D0 correspond to MSB and LSB, respectively.	
D1	0	11	1
5 '	1	$K = \sum_{k=0}^{\infty} (Dk \times 2^k)$	
D2	0		0
52	1	K: Reference clock dividing ratio	O
D3	0		1
D3	1		'
D4	0		0
D4			U
Dr	1		
D5	0		0
D0	1		
D6	0		0
	1		
D7	0		0
	1		
D8	0		1
	1	15-bit PLL synthesizer dividing ratio is set.	
D9	0		0
	1		
D10	0		0
	1		
D11	0		0
	1	0, 76	
D12	0	15-bit PLL synthesizer dividing ratio is set.	0
	1	D26 and D12 correspond to MSB and LSB, respectively.	
D13	0	$N = \sum_{n=0}^{26} (Dn \times 2^{n-12})$	0
	1	$N = \sum_{n=12}^{\infty} (Dn \times 2^{n+12})$	
D14	0	N: PLL synthesizer dividing ratio	0
	1	1 N. 1 LL Synthesizer dividing fatto	
D15	0		1
	1		
D16	0	40,01	0
	1		
D17	0	> &O'	1
	1		
D18	0		1
D 10	1		
D19	0		1
	1		
D20	0		1
223	1		'
D21	0		1
021	1		
D22	0		0
D22	1		U
D23			
DZS	0		0
D24			
D24	0		0
Doc	1		
D25	0		0
Bos	1		
D26	0		0
	1		

Data Bit		Description					Default
D27	0	Setting of CKO/PLLO	Setting of CKO/PLLO dividing ratios			0	
	1	Dividing Ratio	D29	D28	D27	PLLO/CKO Oscillator Frequency	7
		1/1	0	0	0	25 MHz to 50 MHz	1 <u> </u>
D28	0	1/2	0	0	1	12.5 MHz to 25 MHz	
	1	1/4	0	1	0	6.25 MHz to 12.5 MHz	
	1	1/8	0	1	1	3.125 MHz to 6.25 MHz	
D29	0	1/16	1	0	0	1.563 MHz to 3.125 MHz	0
		1/32	1	0	1	0.781 MHz to 1.563 MHz	7
	1		•	•	•		



2. Operating mode setting commands
Address (A1, A0) = (1, 0) allows setting of one-shot pulse polarity and width, trigger edge, M66238 entire halt, charge pump and VCO halt, phase comparator UP/DOWN output, LPF cutoff, CKO/PLLO switching, VCO switching and charge pump switching.

Data Bit		Description				
D0	0	Setting of trigger edge	0			
		D1 D0 Description				
	1	250004				
		0 0 Synchronizes with TR CKO is stopped when TR = "H"				
D1	0	0 1 Synchronizes with TR CKO is stopped when TR = "L"	0			
		1 0 Synchronizes with TR CKO is output when TR = "H"				
	1	1 1 Synchronizes with TR CKO is output when TR = "L"				
D2	0	When trigger occurs: spike of sync clock is not eliminated.	0			
	1	When trigger occurs: spike of sync clock is eliminated (disabled when $D1 = 1$).				
D3	0	Polarity of one-shot pulse: Negative pulse	0			
	1	Polarity of one-shot pulse: Positive pulse				
D4	0	Setting of one-shot pulse width	0			
	_	D5 D4 Description				
	1	0 0 CKO 2-cycle width				
	_	0 1 CKO 4-cycle width				
D5	0		0			
		1 0 CKO 8-cycle width				
	1	1 1 CKO 16-cycle width				
D6	0	CKO/PLLO pin: CKO output	0			
20	1	CKO/PLLO pin: PLLO output	\dashv \Box			
D7	0	Entire M66238: Operating state	0			
Σ,	1	Entire M66238: Halt state	┪			
D8	0	VCO: Operating state	0			
	1	VCO: Halt state				
D9	0	Charge pump: ON	0			
	1	Charge pump: OFF				
D10	0	Low pass filter: Operating state	0			
	1	Low pass filter: Separated				
D11	0	Normal use: Not output to outside	0			
	1	Phase comparator UP/DOWN output enable				
D12	0	Normal use	0			
D 10	1	VCO test circuit set				
D13	0	Normal use	0			
D14	1	Charge pump test circuit set	0			
D14	1	Normal use 15-bit counter test clock enable	- 0			
D15	0	Normal use	0			
טוע	1	Sync clock generator test clock enable	\dashv			
D16	0	Normal use	0			
БТО	1	Sync clock generator test input enable	⊣			
D17	0	Normal use	0			
	1	12-bit counter test output enable	┥			
D18	0	Normal use	0			
	1	15-bit counter test output enable	7			
D19	0	Normal use	0			
	1	Sync clock generator trigger test output enable	7			
D20	0	Normal use	0			
	1	Sync clock generator test output enable				
D21		In normal use: "0" set	0			
:			1:			
D29			0			

3. Dummy trigger generating command

The internal status of sync clock generator becomes unstable and a stable sync clock output (CKO) is not obtained after the power is turned on, after a reset is cleared or after an internal VCO oscillator frequency is set. To obtain a stable sync clock output, enter a trigger signal from the TR input after VCO oscillator becomes stable, or enter a dummy trigger generating command from the MCU. The PLL synthesizer oscillator frequency after the cancellation of a reset depends on a default (See the register configuration).

Set the command for address (A1, A0) = (1, 1).

Data Bit		Description	Default
D0	0	The command must be stored two times continuously when a dummy trigger is generated. For the first time, set the dummy trigger generating command with D0 = 1.	0
	1	For the second time, set the dummy trigger generating command with D0 = 0. The second setting becomes a sync edge and a clock begins to be output from CKO. After the first setting, CKO is in the halt state.	
D1	0	In normal use: "0"	0
	1		
→			\downarrow
D29	0		0
	1		

Operating Timing

1. Sync Clock Spike Non-removal Mode upon Occurrence of Trigger

1.1 Setting of Trigger Edge when D1 = 0


One-shot pulse start timing: 1st leading edge of CKO after TR fall

One-shot pulse polarity: Negative pulse

One-shot pulse width: 16 cycles of CKO

CKO output dividing ratio: 1/2 division

An example set for the condition of address (A1, A0) = (1, 0), data (D6, D5, D4, D3, D2, D1, D0) = (0, 1, 1, 0, 0, 0, 0) is shown below. CKO is a clock output synchronized by TR and PULSE is a one-shot pulse synchronized with the rise of CKO.



1.2 Setting of Trigger Edge when D1 = 1


One-shot pulse start timing: 1st leading edge of CKO after TR rise

(except the rise of a spike which occurs when CKO is stopped).

One-shot pulse polarity: Negative pulse
One-shot pulse width: 16 cycles of CKO

CKO output dividing ratio: 1/2 division


An example set for the condition of address (A1, A0) = (1, 0), data (D6, D5, D4, D3, D2, D1, D0) = (0, 1, 1, 0, 0, 1, 0) is shown below. CKO is a clock output synchronized by TR and PULSE is a one-shot pulse synchronized with the rise of CKO.



2. Sync Clock Spike Removal Mode upon Occurrence of Trigger

When address (A1, A0) = (1, 0) and data (D6, D5, D4, D3, D2, D1, D0) = (0, 1, 1, 0, 1, 0, 0), CKO with the first rise after occurrence of a trigger is output and then CKO stops.

However, this mode is not available when D1 = 1 in trigger edge setting. Set a wide TR so that TR sync edge is entered 200 ns or more after CKO stops.



Notes: 1. 200 ns or more required

2. tss (CKO, CKOB, PULSE) is defined by input clock width "L" + α . In addition, the value of α denotes IC internal delay, and the values of α and tss are definite unless temperature, Vcc, etc. are changed, and tss variations at that time is defined as Δt (sync accuracy: jitter).

CKO/PLLO Output Frequency Range

The M66238 requires an internal VCO oscillator frequency of 25 MHz to 50 MHz.

Settings of dividing ratio K of 12-bit divider and dividing ratio N of 15-bit counter are required in order to determine the internal VCO oscillator frequency. The relation between the settings and the internal VCO oscillator frequency is shown below.

Oscillator frequency
$$f_{VCO} = \frac{fin \times N}{K} \text{ (MHz)}$$

$$K = \sum_{k=0}^{11} (D_k \times 2^k)$$

$$k = 0$$


$$N = \sum_{n=12}^{26} (D_n \times 2^{n-12})$$

Note: 3. Setting of fin / K \ge 100 kHz is recommended in consideration of the frequency accuracy characteristics of PLL output.

Therefore, set the division ratio K of the 12-bit divider and the division ratio N of the 15-bit counter to meet the following conditions:


25 MHz \leq fvco \leq 50 MHz

In addition, for PLLO and CKO, setting the division ratios of the sync/division circuit (synchronous clock generating area) to 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 will allow the frequencies of 0.78 Hz to 50 MHz to be accommodated.




Input Timing


(1) Register Setting




(2) Clock from Trigger Input and One-shot Pulse Output




(3) Stop of Clock from Trigger Input




(4) Trigger Input Width




(5) One-shot Pulse Width



Application Circuit Example



Package Dimensions



Nom

2.0

0.4

20.0

8.4

1.27

11.93

0.5

1.765

0.475

0.76

11.43

0.15

Max 2.4

0.5

0.2

20.2

8.6

12.23

0.7

0.625 0.25

0.15

10°

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document in the such and the procedure of the proced



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510