Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M66271FP Operation Panel Controller

REJ03F0267-0200 Rev.2.00 Mar 18, 2008

Description

The M66271FP is a graphic display-only controller for displaying a high duty dot matrix type LCD which is used widely for PPC, FAX and multi-function telephones.

It is capable of controlling a monochrome STN LCD system of up to 320×240 dots.

The IC has a built-in 9600-byte VRAM as a display data memory.

All of the VRAM addresses are externally opened. Address mapping in the MPU memory space allows direct addressing of all display data from the MPU, thus providing efficient display data processing such as drawing.

The built-in arbiter circuit (cycle steal system) which gives priority to display access allows timing-free access from MPU to VRAM, preventing display screen distortion.

The IC provides interface with a 8-bit/16-bit MPU with a READY (WAIT) pin.

And this IC has a function for LCD module built-in system by lessening connect pins between MPU.


Features

- Displayable LCD
 - Monochrome STN dot matrix type LCD of up to 76800 dots (equivalent to 320 × 240 dots)
 - Maximum display duty: 1/240 (set to 240 line)
 : 1/255 (Max)
- Display memory
 - Built-in 9600-byte (76800-bit) VRAM (equivalent to one screen of 320 × 240 dots LCD)
 - All addresses of built-in VRAM are externally opened.
- Interface with MPU
 - Capability of switching 8-bit type MPU/16-bit type MPU
 - With \overline{WAIT} output pin (Accessing register from MPU without \overline{WAIT} output. Accessing VRAM from MPU with \overline{WAIT} output.)
 - Capability of controlling \overline{BHE} or $\overline{LWR}/\overline{HWR}$ at the interface with a 16-bit MPU.
- Interface with LCD
 - LCD display data are 4-bit parallel output
 - 4 kinds of control signals: CP, LP, FLM and M
- Display functions
 - Graphic display only (characters drawn graphically)
 - Binary display only (without tone display function)
 - Vertical scrolling is allowed within memory range (small size LCD only)
- Additional function for LCD module built-in system
 - 15 kinds of interface with MPU: A <4:1>, D <7:0>, \overline{IOCS} , \overline{LWR} , \overline{RD}
 - Accessing VRAM from MPU through I/O register
 - Capability of interfacing with 8-bit type MPU only
- 5 V single power supply
- 80-pin QFP


Application

- PPC/FAX operation panel, display/operation panel of other OA equipment
- Multi-function/public telephones
- PDA/electronic notebook/information terminal
- Other applications using LCD of 76800 dots or less

Block Diagram 1




Block Diagram 2 (In case of LCD module built-In system)



RENESAS

Pin Arrangement



Pin Description

Item	Pin Name	Input/ Output		Function	Number of Pins			
MPU	D <15:0>	Input/	MPU data bus		16			
interface		Output	Connect to MPU data bus.					
	A <13:0>	lanut	MPU address bus	nput, D <15:8> connect to V_{DD} or V_{SS}	14			
	A <13:0>	Input		en selecting 8-bit MPU, use A <13:0>. And	14			
				for the address bus with combining A $<0>$ and				
				ternal VRAM (Refer to figure 1). Use A <4:0> for				
			selecting address of control register					
	IOCS	Input	Chip select input of control register		1			
		Input	Chip select input of VRAM	rnal control register. Assign to I/O space of MPU.	1			
	MCS	input		rnal VRAM. Assign to memory space of MPU.	1			
	HWR	Input	High-write strobe input		1			
			bit MPU controlled byte access by	he internal VRAM. HWR is valid only in using 16- LWR and HWR. (Refer to figure 1)				
	LWR	Input	Low-write strobe input		1			
			When this pin is "L", data write to t figure 1)	he internal control register or VRAM. (Refer to				
	RD	Input	Read strobe input		1			
				n the internal control register or VRAM. (Refer to				
	MPUSEL	Input	8/16-bit MPU select input		1			
	WII OOLL	mput		bit MPU and set "V _{DD} " for 16-bit MPU	1			
	RESET	Input	Reset input		1			
			0	s pin is "L", initialize all internal control register				
	MPUCLK	Input	and counter. MPU clock	1				
	WFUCLK	input	Input of MPU clock.	1				
	BHE	Input	Bus-high-enable input		1			
	DHE		This pin is valid when using 16-bit	MPU controlled byte access by A <0> and BHE				
			(Refer to figure 1). Connect to "VDE	" when using 8-bit MPU.				
		0.1		al function for the LCD module built-in system.	1			
	WAIT	Output	WAIT output for MPU This signal makes WAIT for MPU.					
				This signal makes WAIT for MPU. Change WAIT "L" at timing of falling edge of overlapping with MCS and (RD or LWR				
			or HWR). And return to "H" at synchronizing with the rising edge of MPUCLK after internal					
			processing.	A CONTRACT AND A CONTRACT				
			access.)	access from MPU to VRAM during cycle steal				
LCD	UD <3:0>	Output	Display data bus for LCD		4			
interface	02 (0.0)	Output	Transfer the LCD display data with	4-bit parallel signal.				
			Mutually output upper/lower data e					
	CP	Output	Display data transfer clock		1			
			Shift clock for the transfer of displa Take the display data of UD <3:0>	y data to LCD.				
	LP	Output	Display data latch pulse	to LCD at failing edge of CP.	1			
		Output		lse of display data for LCD and the transfer of				
			scanning signal.					
			LP output when finish the transfer					
		0.1.1		fer of scanning signal at falling edge of LP.	1			
	FLM	Output	First line marker signal Output the start pulse of scanning	line	1			
			This signal is "H" active, the IC for	driving scanning line catch FLM at falling edge of				
			LP.					
	М	Output	LCD alternating signal output					
	LCDENB	Output	Signal for driving LCD by alternatin LCD (ON/OFF) control signal output	it	1			
		Carpar		of mode register (R1) in control register. This	·			
			signal can use for controlling the L	CD power supply, because LCDENB set to "L" by				
<u> </u>			RESET.		<u> </u>			
Oscillator	OSC1	Input	Input pin for oscillator	Generate an internal clock.	1			
Others	OSC2	Output —	Output pin for oscillator Power supply (source + 5 V)	For crystal oscillator or external clock signal.	1			
JUICIS	V _{DD} V _{SS}	_	Ground		12			
	N.C	1	No connection		10			

Absolute Maximum Ratings

		$(Ta = 0 \text{ to } +70^{\circ}C \text{ unless otherwise noted})$			
ltem	Symbol	Ratings	Unit		
Supply voltage	V _{DD}	-0.3 to +6.5	V		
Input voltage	VI	–0.3 to V _{DD} + 0.3	V		
Output voltage	Vo	-0.3 to V _{DD} + 0.3	V		
Output current	lo	10	mA		
Power dissipation	Pd	600	mW		
Storage temperature	Tstg	-55 to +150	°C		

Recommended Operating Conditions

 $(Ta = 0 \text{ to } +70^{\circ}C \text{ unless otherwise noted})$

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{DD}	4.5	5.0	5.5	V
Supply voltage	V _{ss}	—	0	—	V
Input voltage	VI	0	—	V _{DD}	V
Output voltage	Vo	0	—	V _{DD}	V
Operating temperature	Topr	0	+25	+70	°C

Electrical Characteristics

 $(V_{DD} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0 \text{ to} + 70^{\circ}\text{C} \text{ unless otherwise noted})$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	
High-level input voltage	All inputs except for OSC1, RESET and	VIH	2.2	6		V	$V_{DD} = 5.5 V$
Low-level input voltage	MPUSEL	VIL	-		0.8	V	V _{DD} = 4.5 V
High-level input voltage	OSC1	VIH	3.5			V	V _{DD} = 5.5 V
Low-level input voltage		VIL		_	1.0	V	$V_{DD} = 4.5 V$
Positive-going threshold voltage	MPUSEL, RESET	V _T +	2.3	—	3.7	V	V _{DD} = 5.0 V
Negative-going threshold voltage		V _T -	1.25	_	2.3	V	V _{DD} = 5.0 V
High-level output voltage	All outputs except for OSC2 and	V _{он}	4.1	_	_	V	V _{DD} I _{OH} = -4 mA = 4.5 V
Low-level output voltage	outputs of D <15:0>	V _{OL}	—		0.4	V	I _{OL} = 4 mA
High-level output voltage	OSC2	V _{OH}	4.1			V	V_{DD} $I_{OH} = -50 \ \mu A$
Low-level output voltage		Vol			0.4	V	= 4.5 V I _{OL} = $50 \mu \text{A}$
High-level input current		IIн		_	10	Α	$V_{DD}=5.5~V,~V_I=V_{DD}$
Low-level input current		l _{IL}		_	-10	Α	$V_{DD}=5.5~V,~V_I=V_{SS}$
Off-state high-level output current	D <15:0>	I _{OZH}	—	—	10	A	$V_{DD} = 5.5 \text{ V}, V_O = V_{DD}$
Off-state low-level output current		I _{OZL}	—		-10	A	$V_{\text{DD}} = 5.5 \text{ V}, V_{\text{O}} = V_{\text{SS}}$
Operating supply current (Average)		I _{DD (A)}			40	mA	V_{DD} = 5.5 V, V_{I} = V_{DD} or V_{SS} fosc = 10 MHz, Output = open
Stand-by supply current		I _{DD (S)}		_	500	A	$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 5.5 \text{ V}, \\ \overline{\text{IOCS}}, \ \overline{\text{MCS}} = V_{\text{DD}} \\ \text{Other's } V_{\text{I}} = V_{\text{DD}} \text{ or } V_{\text{SS}} \\ \text{(valid)} \end{array}$

RENESAS

Switching Characteristics

		$(V_{DD} = 5 V)$	\pm 10%, Ta	$= 0 \text{ to } +70^{\circ} \text{C}$	C, $C_L = 50 \text{ pF}$)
Item	Symbol	Min	Тур	Max	Unit
IOCS data access time	t _{a (IOCS-D)}	—	—	70	ns
MCS data access time	t _{a (MCS-D)}				
RD data access time	t _{a (RD-D)}				
Output disable time after IOCS	t _{dis (IOCS-D)}	—	—	20	ns
Output disable time after MCS	t _{dis (MCS-D)}				
Output disable time after RD	t _{dis (RD-D)}				
WAIT output propagation time after MCS	t _{pHL (MCS-WAIT)}	—	—	40	ns
WAIT output propagation time after WR	t _{pHL (WR-WAIT)}				
WAIT output propagation time after RD	t _{pHL (RD-WAIT)}				
WAIT output propagation time after MPUCLK	t _{pLH} (CLK-WAIT)	—	—	20	ns
CP output propagation time after OSC	t _{pd (OSC-CP)}	—	—	40	ns
LP output propagation time after OSC	t _{pLH (OSC-LP)}	_	_	40	ns
	t _{pHL (OSC-LP)}				
UD access time	t _{a (UD)}		—	40	ns
FLM output propagation time after OSC	t _{pLH (OSC-FLM)}		—	40	ns
	t _{pHL (OSC-FLM)}				
M output propagation time after OSC	t _{pd (OSC-M)}		_	40	ns
LCDENB output propagation time after OSC	t _{pLH (OSC-LE)}			40	ns
	t _{pHL} (OSC-LE)				
Data definite time before canceling WAIT	t _{pd (D-WAIT)}	0		_	ns
Timing Requirements (1) Accessing to Control Register	on	69	$(V_{DD} = 5 V)$	y ± 10%, Ta	= 0 to +70°C)
Item	Symbol	Min	Тур	Max	Unit

Timing Requirements

(1) Accessing to Control Register

$(V_{DD} = 5)$	$V \pm 10\%$, Ta = 0 to	$(5 + 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
IOCS pulse width	t _{W (IOCS)}	70	-	—	ns
LWR pulse width	t _{W (LWR)}				
Data set up time before falling edge of IOCS	t _{su (D-IOCS)}	0	-	—	ns
Data set up time before falling edge of LWR	t _{su} (D-LWR)				
Data hold time after rising edge of IOCS	t _{h (IOCS-D)}	15	-	—	ns
Date hold time after rising edge of LWR	t _{h (LWR-D)}				
Address set up time before falling edge of IOCS	t _{su (A-IOCS)}	15	—	—	ns
Address set up time before falling edge of LWR	t _{su (A-LWR)}				
Address set up time before falling edge of RD	t _{su (A-RD)}				
Address hold time after rising edge of IOCS	t _{h (IOCS-A)}	15	_	_	ns
Address hold time after rising edge of LWR	t _{h (LWR-A)}				
Address hold time after rising edge of RD	t _{h (RD-A)}				

(2) Accessing to VRAM

Item	Symbol	Min	Тур	Max	Unit
MCS pulse width	t _{W (MCS)}	70	—	—	ns
WR pulse width	t _{W (WR)}				
Data set up time before falling edge of MCS	t _{su (D-MCS)}	0	—	_	ns
Data set up time before falling edge of WR	t _{su (D-WR)}				
Data hold time after rising edge of MCS	t _{h (MCS-D)}	15	—	_	ns
Data hold time after rising edge of WR	t _{h (WR-D)}				
Address set up time before falling edge of MCS	t _{su (A-MCS)}	15	—	_	ns
Address set up time before falling edge of WR	t _{su (A-WR)}				
Address set up time before falling edge of RD	t _{su (A-RD)}				
Address hold time after rising edge of MCS	t _{h (MCS-A)}	15	—	_	ns
Address hold time after rising edge of WR	t _{h (WR-A)}				
Address hold time after rising edge of RD	t _{h (RD-A)}				

(3) Clock and Accessing to LCD Display

ltem	Symbol	Min	Тур	Max	Unit
MPUCLK cycle time	t _{C (CLK)}	50	C	—	ns
MPUCLK "H" pulse width	t _{WH (CLK)}	-	<u>t_{с (ськ)}</u>	—	ns
MPUCLK "L" pulse width	t _{WL (CLK)}		2		
OSC cycle time	t _{C (OSC)}	50*		—	ns
OSC "H" pulse width	t _{WH (OSC)}		<u>tc (osc)</u> 2	—	ns
OSC "L" pulse width	t _{WL (OSC)}		2		
CP cycle time	t _{C (CP)}	-	<u>tc (osc)</u> (1/n)	—	ns
CP "H" pulse width	t _{WH (CP)}		t _{c (osc)}	—	ns
CP "L" pulse width	t _{WL (CP)}		2 • (1/n)		
FLM pulse width	t _{W (FLM)}		$\frac{2 \bullet t_{C (OSC)} \bullet LPW}{(1/n)}$	_	ns

Note: Clock frequency of OSC1 input is less than fmax = 20 MHz. Limit of OSC clock for the internal operation is fmax = 10 MHz. When OSC1 is more than 10 MHz from external input, set OSC clock up to 10 MHz by using division of OSCC register.

Division is set with rising edge of OSC1 input.


1/n = Division of OSC1

REJ03F0267-0200 Rev.2.00 Mar 18, 2008

LPW = Setting value of LPW register

Test Circuit

Page 7 of 27



RENESAS

Outline

M66271FP is graphic display only controller for displaying a dot matrix type LCD. This IC has a built-in display data memory (VRAM) which is equivalent to 320×240 dots LCD.

• Control register

When access the control register from MPU side, use \overline{IOCS} , \overline{LWR} , \overline{RD} , A <4:0> and D <7:0>. Refer to table 1, when set control type inputs.

Control registers are R1 to R8 for the normal mode function and R9 to R11 for the exclusive register for the LCD module built-in system.

• VRAM

When access VRAM from MPU side, use $\overline{\text{MCS}}$, $\overline{\text{HWR}}$, $\overline{\text{LWR}}$, $\overline{\text{RD}}$, $\overline{\text{BHE}}$, A <13:0> and D <15:0>. And enable to correspond to both 8-bit and 16-bit MPU by using MPUSEL input. Refer to figure 1 and table 2 to 6 for a form of VRAM and input setting for 8/16-bit MPU.

• Cycle steal system

Cycle steal is interact method of transferring display data for LCD from VRAM and accessing VRAM from MPU on the basic cycle of OSC.

Basic timing is two clocks of OSC, and assign first clock to the access from MPU to VRAM and second clock to the transfer of display data from VRAM to LCD.

In accessing VRAM from MPU, output $\overline{\text{WAIT}}$. Change $\overline{\text{WAIT}}$ to "L" at the timing of the falling edge of overlapping with $\overline{\text{MCS}}$ and $(\overline{\text{RD}} \text{ or } \overline{\text{LWR}/\text{HWR}})$. And return to "H" at synchronizing with rising edge of MPUCLK after internal processing.

Cycle steal system can transfer data with more efficient. This function access with the cycle steal method as taking $\overline{\text{WAIT}}$ for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD. On other side, don't output $\overline{\text{WAIT}}$ for keeping throughput of MPU during horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

Refer to the following description of cycle steal.

• Output to LCD side

LCD display data UD <3:0> output synchronized with the rising edge of CP output per 4 bits.

LP output synchronized with the falling edge of OSC when finish the transfer of display data for a line.


Enable to adjust the fittest value of the frame frequency requested by the LCD PANEL side with adjusting pulse width by LPW register.

FLM output, when finish the transfer of display data of 1st line.

M output is the LCD alternating signal which is signal for driving LCD by alternating current.

M-cycle enable to set variably by M-cycle variable register in line unit, and enable to utilize for preventing LCD from being inferior.

Difference in VRAM between 8-bit and 16-bit MPU





Combination of Control Input Pins for MPU Interface

Table 1 to 6 show conditions of input setting when access the control register and VRAM from MPU.

(1) Access control register (Use address = A <4:0>, Data = D <7:0>)

Table 1

IOCS	LWR	RD	Operation
L	L	Н	Write to control register
L	Н	L	Read from control register
Н	Х	Х	Invalid

(2) Writing to VRAM

(2-1) When use 8-bit MPU (MPUSEL = "L", $\overline{BHE} = \overline{HWR} = "H"$: set)

Table 2

MPU SEL	MCS	BHE	A <0>	HWR	LWR	Odd Address	Even Address	Valid Data Bus Width of MPU
L	L	Н	L	Н	L	Invalid	Write	8-bit
			Н			Write	Invalid	
			Х		Н	Invalid	Invalid ┥	
	Н		Х		Х			

(2-2) When use 16-bit MPU (In MPU controls byte access with A <0> and \overline{BHE} , MPUSEL = \overline{HWR} = "H": set)

Table 3	
---------	--

MPU SEL	MCS	BHE	A <0>	HWR	LWR	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
Н	L	L	L	Н	L	Write	Write	16-bit
					Н	Invalid	Invalid	
			Н			Write	Invalid	Upper 8-bit
					Н	Invalid	Invalid	
		Н	L		L	Invalid	Write	Lower 8-bit
					н	Invalid	Invalid	
			Н		L	Invalid	Write	Lower 8-bit
					Н	Invalid	Invalid	
	Н	Х	X	<i>c</i> . C	X			

← Even if
 A <0> = "H",
 enable to write

(2-3) When use 16-bit MPU

(In MPU controls byte access with \overline{LWR} and \overline{HWR} , MPUSEL = \overline{BHE} = A <0> = "H": set)

Table 4

MPU SEL	MCS	BHE	A <0>	HWR	LWR	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
Н	L	Н	Н	L	L	Write	Write	16-bit
					Н	Write	Invalid	Upper 8-bit
				Н	L	Invalid	Write	Lower 8-bit
					Н	Invalid	Invalid	
	Н			Х	Х			

(3) Reading from VRAM

(3-1) When use 8-bit MPU (MPUSEL = "L", \overline{BHE} = "H": set)

Table 5

MPU SEL	MCS	BHE	A <0>	RD	Odd Address	Even Address	Valid Data Bus Width of MPU
L	L	Н	L	L	Invalid	Read	8-bit
			Н		Read	Invalid	
			Х	Н	Invalid	Invalid	
	Н			Х			

(3-2) When use 16-bit MPU (MPUSEL = "H": set)

Table 6


MPU					Upper	Lower	Valid Data Bus
SEL	MCS	BHE	A <0>	RD	Byte	Byte	Width of MPU
Н	L	Х	Х	L	Read	Read	16-bit
				Н	Invalid	Invalid	
	Н			Х			
	Avoid settir ⟨ = "L" or "		ation except	ot above, a	as cause of err	or action.	

Description of Cycle Steal

Basic Timing

Basic timing of M66271FP is two clocks of OSC (internal clock after dividing OSC1 input).

Assign first clock to accessing from MPU to VRAM and second clock to transferring of display data from VRAM to LCD.





Operation Cycle of MPU Access (During WAIT Output)

Writing or reading operation for VRAM during cycle steal needs 1 cycle in best case or 3 cycles in worst case, according to the condition of the internal cycle steal at staring access requested from MPU.




Figure 3 Operation Cycle of MPU Access

Function of Cycle Steal Control

M66271FP has a function for processing data of a line with more efficient. This function access with the cycle steal method as taking \overline{WAIT} for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD.

On other side, don't output \overline{WAIT} for keeping throughput of MPU during the horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

But certainly set a term of accessing with the cycle steal method by CSW register, for controlling an error action near the end of horizontal synchronous term.




Figure 5 Oscillator Pin

Additional Function for LCD Module Built-in System

As all of the VRAM address in M66271FP are externally opened for addressing VRAM from MPU directly.

When consider the LCD module built-in system, connect pins are increased.


But M66271FP has an additional function for the LCD module built-in system by lessening connect pins.

Outline of the additional function for the LCD module built-in system.

- Interface pins with MPU
 - 15 kinds of interface with MPU: A <4:1>, D <7:0>, \overline{IOCS} , \overline{LWR} , \overline{RD}
- Method of accessing the internal VRAM

Access the internal VRAM through the VRAM address index register (IDXL, IDXH) and the data port register (DP) which are used for I/O register.

The following show the process of accessing VRAM.



Segment driver

Note: LCD module of small size for only graphics

Crystal Oscillator

Control Register

M66271FP has 9 kinds of control register.

To set mode from MPU to control register, use \overline{IOCS} , \overline{LWR} , \overline{RD} , A <4:0> and D <7:0>.

(1) Kind of control register

Control Register Table

Kine	d of Register		Α	ddres	ss					Da	ata					
No.	Name	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Functions of Register	R/W
R1	Mode register	0	0	0	0	0	CSES	RESET	←-	oscc	\rightarrow	DISP	REV	LCDE	D6 to D0 set the basic mode. D7 is the status register of cycle steal state.	R/W D7 = Only "R"
R2	Horizontal display character number register	0	0	0	1	0			<		—— CF	{			Set the number of horizontal display characters per line.	w
R3	Horizontal synchronous pulse width register	0	0	1	0	0	<	·		LP\	N				Set the pulse width of LP per line.	W
R4	Cycle steal enable width register	0	0	1	1	0	<			CS	SW —			\rightarrow	Set the term of cycle steal enable access during horizontal synchronous term.	W
R5	Vertical line number register	0	1	0	0	0	←—			S	ilt —		2	<i>—</i> ,	Set the number of display line of vertical direction.	W
R6	Display start address register	0	1	0	1	0	<			S	AL —	0			Set the display start address of VRAM. Set lower 8-bit to SAL and	R/W
R7	. ogiotoi	0	1	1	0	0			←		-	SAH –		2,	upper 6-bit to SAH. Max = $257F_{H}$	
R8	M cycle variable register	0	1	1	1	0	<		C	M	т —	9		→	Set the cycle of LCD alternating signal from M.	W
R9	Data port register	1	0	0	0	0	←	e		— DI				→	Data port register for accessing VRAM through the register.	R/W
R10	VRAM address index register	1	0	0	1	0	<		2		XL —				Set the address for accessing VRAM. Set lower 8-bit to IDXL and upper 6-bit to IDXH.	R/W
R11	- <u>9</u>	1	0	1	0	0			<i>—</i>	-	— IDX	ïH ——		`	Max = $257F_{H}$ And automatically increase in continuous address.	

Note: Data port register (DP) and VRAM address index register (IDXL, IDXH) are exclusive register, when using this IC for the LCD module built-in system.

When RESET, each register is initialize the setting which is assumed LCD size of 320×240 dots.

Then, even if each register has not setting, output the signal to LCD side, it is possible to be alternation of LCD.

(2) Description of register

(2-1) Mode register [R1]

Address	R/W					Fur	nction	Reset
00000	R/W D7 = Only "R"	D7 0		o wait a rcle ste	CSES ccess al access	•	Status register for identifying active or inactive in cycle steal function. Set "1" during active with cycle steal function. CSES is for only reading, not for writing.	0
		D6 0		eset OF		•	Software reset. Surely return to reset off after reset on.	0
		D5 0 0 0 0 1	OSCC D4 0 1 1 0	D3 0 1 0 1 0	Division of OSC1 1 1/2 Division 1/4 Division 1/8 Division 1/16 Division	•	Set the division of OSC clock for internal operation from OSC1 input pin. When reset, OSCC = 000, OSC1 clock doesn't divide. Don't set except left table.	000
		D2 0	C	Display Display		•	Control the displaying ON/OFF of LCD. When reset, DISP = 0, set display OFF. REV (D1) set "1", and when DISP = "0" display data UD <3:0> output "1" in reversal mode.	0
		D1 0 1			REV display al display	•	Control normal/reversal of LCD display. When reset, REV = 0, set normal display. In using LCD of permeation method, REV = "1" has effect.	0
		0 0	L		LCDE B = "0" output B = "1" output	•	Set the output data from LCDENB output pin. When reset, LCDE = 0, LCDENB output "0" (Vss potential). This function is prepared for controlling the voltage of LCD. When the power supply is ON after finish each register setting, LCDE = "1", supply voltage of LCD. Conversely for setting power supply OFF, first LCDE = "0", the voltage of LCD is OFF. Therefore enable to prevent LCD from being unusual voltage as DC. This function use for satisfy the need of LCD.	0

RENESAS

(2-2) Horizontal display characters number register [R2]

Address	R/W							Fu	inction			Reset
00010	W					D						28 _H
		D7	D6	D5	D4	R D3	D2	D1	D0	Character Number	Display Dot Number	
		/	/	0	0	0	0	0	0	_	—	
				0	0	0	0	0	1	1	8	
				0	0	0	0	1	0	2	16	
						`	Ļ			\downarrow	\downarrow	
		\mathbf{V}	/	1	1	1	1	1	1	63	504	
		cha	e numbo aracters en rese)						an set to the extent of M	lax = 504 dots (= 63	

Note: Definition of the number of display characters.

The number of display characters means data which is corresponding with 1 byte of VRAM.

In case of binary, 1 bit of VRAM corresponds to 1 dot of display, then 1 character means 8 dots of display.

Address	R/W	Function	Reset
00100	W		01 _H
		LPW	
		D7 D6 D5 D4 D3 D2 D1 D0 Character Number	
		\downarrow \downarrow \downarrow	
		 Set the length of horizontal synchronous pulse width which appeared per line in character unit. Horizontal synchronous pulse output from LP output pin, and use for changing serial/parallel of displaying data. 	
		Adjusting this pulse width is possible to set frame frequency the fittest value.	
		And the actual LP output pulse is (LPW setting value – 1CP) in consideration of timing with CP output.	
		 When reset, LPW = "01_H" (= 1 character) 	

(2-3) Horizontal synchronous pulse width register [R3]

(2-4) Cycle steal enable width register [R4]

Address	R/W								Fund	ction		Reset		
00110	W													
					CS	SW								
		D7	D6	D5	D4	D3	D2	D1	D0	Character Number				
		0	0	0	0	0	0	0	0	—				
		0	0	0	0	0	0	0	1	1				
		0	0	0	0	0	0	1	0	2				
						\downarrow				\downarrow				
		1	1	1	1	1	1	1	1	255				
			it. etting va	alue of	CSW	sets be	elow LF			of access by cycle steal				
		un	•			, yn onne	1000 (enn, 30	etterm	of access by cycle steal				
		Se	it. etting va	alue of set, CS	CSW : W = "0	sets be)0 _H "	elow LF	W valu	Je.		 output indefinite data 			
		Se • W	it. etting va hen res Be o whe	alue of set, CS carefu en sett	CSW = "0 SW = "0 I with t ing va	sets be)0 _H " first ar lue of	elow LF nd sec CSW	PW valu	ue. yte of	display data UD <3:0>				
		Se • W	it. etting va nen res Be o whe Sure	alue of set, CS carefu en sett ely CS	CSW = "C SW = "C I with t ing va SW set	sets be 00 _H " first ar lue of t over	elow LF nd sec CSW 01 _H .	PW valu cond b is still	ue. yte of reset	display data UD <3:0> (00⊢).				
		Se • W	it. htting va hen res Be o whe Sure (Wh	alue of set, CS carefu en sett ely CS nen se	CSW = "C W = "C I with t ing va SW set lect 8-	sets be 00 _H " first ar lue of t over bit MF	elow LF nd sec CSW 01 _H . PU, 1 I	PW valu cond b is still coyte is	ue. yte of reset indefi	display data UD <3:0⊳ (00 _H). nite.				
		Se • W	it. itting va hen res Be o Whe Sure (Wh Whe	alue of set, CS carefu en sett ely CS een se en 16-	CSW = "C SW = "C I with f ing va SW set lect 8- bit and	sets be 00 _H " first ar lue of t over bit MF d SAL	elow LF nd sec CSW 01 _H . PU, 1 I : D <0	PW values ond b is still by the is $ x = 0$, $ x = 0$,	ue. yte of reset indefi 2 byte	display data UD <3:0> (00 _H).				

Address	R/W	Function	Reset
01000	W		F0 _H
		SLT	
		D7 D6 D5 D4 D3 D2 D1 D0 Vertical Line Number	
		\downarrow \downarrow	
		 SLT combine the setting of display driving duty of LCD. Setting of SLT is sure to adjust to the number of display line of LCD. When reset, SLT = "F0_H" (= 240 lines). 	

Address	R/W									Fu	nctio	n							Reset
01010	R/W																0000 _H		
SAL					SA	٩н							S	AL				Display Start	
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	Address	
			/ /	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 _H	
		/		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001 _H	
				0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002 _H	
			/				/						```	Ļ				\downarrow	
		/	/	1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F _H	
01100 SAH		 It C V C S V V V V It 	urely s Vhen s Vhen s Even it	et ove et ove eset, start select select select selec	to set er 258 SAL a addre AH afte 8-bit 1 16-bit ting 1	t displ 0 _H . and S/ ess is er SA MPU, t MPU 6-bit I 7 read	AH = estab L. start J, star MPU, ing da	art add "0000 lished addre t addr enab ata fro	dress D _H " d by th ess se ress s le to s om VR	ne writ t in SA et in S et dis AM st	ing da AL <d SAL < play s</d 	ata to 7 to E D7 to tart ad	SAH)0> + D1>+ ddres	regist SAH SAH s in cl	er. Ev <d5 tr<br=""><d5 1<br="">naract</d5></d5>	en if o o D0> o D0: er un	only cl >.	hange SAL, and if start at D	

(2-6) Display start address register [R6, R7]

(2-7) M cycle variable register [R8]

Address	R/W									Function	Reset
01110	W										00 _H
					Μ	Т					
		D7	D6	D5	D4	D3	D2	D1	D0	Cycle of M	
		0	0	0	0	0	0	0	0	Toggle change at every 1 frame.	
		0	0	0	0	0	0	0	1	Toggle change at every 1 line (1LP).	
		0	0	0	0	0	0	1	0	Toggle change at every 2 lines.	
										\downarrow	
		1	1	1	1	1	1		1	Toggle change at every 255 lines.	
		LI ● W	P). /hen re	eset, N	/T = "(00 _H ", te	oggle	M sign	nal at e	epeat reversal (toggle) at every 1 line (at every 1 count of every 1 frame. ue for user's LCD.	

(2-8) Data port register [R9]

Address	R/W	Function												
10000	R/W			XX _H										
			DP											
		C	07	D6	D5	D4	D3	D2	D1	D0	Data Port (8-bit)			
	 Exclusive data port register for the LCD module built-in system. Reading or writing 8-bit data between MPU and VRAM through this register. VRAM address index register (IDXL, IDXH) is increased of +1, when finished access to DP. Output indefinite data when reset. 													

(2-9) VRAM address index register [R10, R11]

Address	R/W	Function												Reset					
10010	R/W																0000H		
IDXL		IDXH											ID		Accessing				
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	VRAM Address	
		/	/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 _H	
				0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001 _H	
				0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002 _H	
			/		\downarrow								`		\downarrow				
10100		/	/	1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F _H	
IDXH		 It It D D 	is pos ther. is pos 0on't s 06 and	ssible ssible et ado I D7 o	to ch	ange t VRA over 2 "0" wl	the re M acc 2580 _H hen re	egister cess a ead ID	only addres	for the one s	ide, b	ecaus	e IDX	H and	d IDX	L are		endent each	

Description of LCD Display

Relation between Setting of Control Register and LCD Displaying




Figure 6 Relation between Setting of Control Register and LCD Displaying

Relation between Address of VRAM and LCD Display




Figure 7 Relation between Address of VRAM and LCD Display

Relation between VRAM Data, LCD Display and Display Start Address Register




Figure 8 Relation between VRAM Data, LCD Display and Display Start Address Register


Output Signal of LCD Side

Ex.) Assuming 320 × 240 dots LCD (In setting of CR = 40 characters, LPW = 2 characters, SLT = 240 lines, OSCC = 1 division, MT = 1 toggle per line)
(1) Output signal per line OSC1
UD <3:0> XXX // ····· // XXX // ····· // ···· // ···· // ···· ···
(2) Output signal per frame
LP
M
LCDENB
(4) Reset-1st line of 1st frame
FLM"L"
CP
(5) 1st line-2nd line
FLM
M
CP 76 77 78 79 80 1 1 2 3 4 5 6 7 8 1 st line 2nd line
(6) 240th line of 1st frame-1st line of 2nd frame
FLM"L"
240th line of 1st frame 1st line of 2nd frame

RENESAS


Timing Diagram

(1) Write to Control Register (RD = "H")



Note: 1. Writing/Reading operation for the control register is performed during overlapping $\overline{\text{IOCS}}$ and $(\overline{\text{LWR}} \text{ or } \overline{\text{RD}})$. Limits of $\overline{\text{IOCS}}$, $\overline{\text{LWR}}$ and $\overline{\text{RD}}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.


(3) Write to VRAM (RD = "H")




Note: 2. Writing/Reading operation for VRAM during non cycle steal access is performed during overlapping $\overline{\text{MCS}}$ and $[\overline{\text{LWR}} (+\overline{\text{HWR}}) \text{ or } \overline{\text{RD}}]$.

Limits of $\overline{\text{MCS}}$, $\overline{\text{LWR}}$ (+ $\overline{\text{HWR}}$) and $\overline{\text{RD}}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

(5) Write to VRAM ($\overline{RD} = "H"$)



(6) Read from VRAM (\overline{LWR} , \overline{HWR} = "H")




- Notes: 3. Reading/writing operation for VRAM during cycle steal needs 1 tc (Internal) in best case or 3 tc (Internal) in worst case, according to the condition of the internal cycle steal at starting access requested from MPU. tc (Internal) = Clock cycle time after setting division of OSC1. Data output D in reading is established before changing WAIT to "H".
 - 4. Limits of $\overline{\text{MCS}}$, $\overline{\text{LWR}}$ (+ $\overline{\text{HWR}}$) and $\overline{\text{RD}}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.
 - 5. Always once return $\overline{\text{MCS}}$, $\overline{\text{LWR}}$ (+ $\overline{\text{HWR}}$) or $\overline{\text{RD}}$ to "H" after canceling $\overline{\text{WAIT}}$ output. In case of latching "L", as don't output next $\overline{\text{WAIT}}$, this is cause of error action.


(7) Interface Timing with LCD (OSCC = 1 division: set)

(When OSCC = 1 division, OSC clock for internal operation = OSC1 input.)

1. Transfer of LCD display data




2. LCD control signal



Note: 6. Output signal to LCD side is synchronized with OSC clock for internal operation.
 When division is set to 1/2 to 1/16 by OSCC register, switching characteristics is defined by rising edge of OSC1.

Package Dimensions



RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendence of the purpose of mailtary application scuh as the development of weapons of mass and regulations, and procedures required by such laws and regulations.
 All information included in this document, included in this document, but here product date, diagrams, charts, programs, algorithms, and application careul autention included and different information included in this document, but Renesas as on the development of weapons of mass and regulations, and procedures required by such laws and regulations.
 Renesas has used reasonable care in compiling the information included in this document. Dut Renesas as compiling the information included in this document.
 When using or otherwise relying on the information included in this document. Dut Renesas as products for the subal stalle of the subal stalle of the subal stalle is a subal. Such and the subal stalle is a subal stall.
 When using or otherwise relying on the information included in this document.
 When using or otherwise relying on the information included in this document.
 When using or otherwise relying on the information included in this document.
 When using or otherwise relying on the information included in the document.
 When using or ot



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

http://www.renesas.com

Renesas Technology America, Inc 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510