## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# M66281FP 5120 × 8-Bit × 2 Line Memory

REJ03F0254-0200 Rev.2.00 Sep 14, 2007

## Description

The M66281FP is high speed line memory that uses high performance silicon gate CMOS process technology and adopts the FIFO (First In First Out) structure consisting of 5120 words  $\times$  8 bits  $\times$  2.

Since memory is available to simultaneously output 1 line delay and 2 line delay data, the M66281FP is optimal for the compensation of data of multiple lines.

## Features

Memory configuration: 5120 words  $\times$  8 bits  $\times$  2 (dynamic memory) .

3 ns (Min)

- High speed cycle: 25 ns (Min)
- High speed access: 18 ns (Max)
- Output hold: •
- Reading and writing operations can be completely carried out independently and asynchronously •
- Variable length delay bit •
- Input/output: TTL direct connection allowable .
- Output: •

•

- 3 states Q00 to Q07: 1 line delay
- Q10 to Q17: 2 line delay

## Application

Digital copying machine, laser beam printer, high speed facsimile, etc.

## **Block Diagram**



## **Pin Arrangement**



## Absolute Maximum Ratings

			(Ta = 0 to	o 70°C, unless otherwise noted)
Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>CC</sub>	–0.3 to +4.6	V	Value based on the GND pin
Input voltage	VI	–0.3 to V <sub>CC</sub> + 0.3	V	
Output voltage	Vo	-0.3 to V <sub>CC</sub> + 0.3	V	
Power dissipation	Pd	540	mW	*
Storage temperature	Tstg	–55 to 150	°C	

Note: \* Ta = 0 to 63°C. Ta > 63°C are derated at –9 mW / °C

## **Recommended Operating Conditions**

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.15	3.6	V
Supply voltage	GND		0	_	V
Operating temperature	Topr	0	—	70	°C

## **Electrical Characteristics**

	(	Ta = 0 to 70	$^{\circ}C, V_{CO}$	$_{\rm C} = 2.7$ t	to 3.6 V,	GND = 0 V,	unless otherwise noted)
ltem	Symbol	Min	Тур	Max	Unit	Te	est Conditions
High-level input voltage	VIH	2.0			V		
Low-level input voltage	V <sub>IL</sub>			0.8	V		
High-level output voltage	V <sub>OH</sub>	$V_{CC}-0.4$			V	$I_{OH} = -4 m/$	4
Low-level output voltage	V <sub>OL</sub>			0.4	V	$I_{OL} = 4 \text{ mA}$	
High-level input current	Ін			1.0	μA	$V_1 = V_{CC}$	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Low-level input current	IL			-1.0	μA	V <sub>1</sub> = GND	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Off-state high-level output current	I <sub>OZH</sub>		_	5.0	μA	$V_{O} = V_{CC}$	
Off-state low-level output current	I <sub>OZL</sub>	_		-5.0	μA	$V_0 = GND$	
Average supply current during	Icc	_	_	150	mA	$V_I = V_{CC}, G$	ND, Output open
operation						t <sub>WCK</sub> , t <sub>RCK</sub> =	25 ns
Input capacitance	Cı			10	pF	f = 1 MHz	
Off-time output capacitance	Co			15	pF	f = 1 MHz	

## Function

When write enable input WEB is set to "L", the contents of data inputs D0 to D7 are written into memory only for 1 line delay data in synchronization with a rising edge of write clock input WCK to perform writing operation. When this is the case, the write address counter of memory only for 1 line delay data is incremented simultaneously.

When WEB is set to "H", the writing operation is inhibited and the write address counter of memory only for 1 line delay data stops.

When write reset input WRESB is set to "L", the write address counter of memory only for 1 line delay data is initialized.

When read enable input REB is set to "L", the contents of memory only for 1 line delay data are output to data outputs Q00 to Q07 and the contents of memory only for 2 line delay data are output to Q10 to Q17 in synchronization with a rising edge of read clock input RCK to perform reading operation.

When this is the case, the read address counters of memory only for 1 line delay data and memory only for 2 line delay data are incremented simultaneously.

In addition, data of Q00 to Q07 is written into memory only for 2 line delay data in synchronization with a rising edge of RCK. When this is the case, the write address counter of memory only for 2 line delay data is then incremented.

When REB is set to "H", operation for reading data from memory only for 1 line delay and from memory only for 2 line delay data is inhibited and the read address counter of each memory stops.

Outputs Q00 to Q07 and Q10 to Q17 are placed in a high impedance state. In addition, the write address counter of memory only for 2 line delay data then stops.

When read reset input RRESB is set to "L", the read address counters of memory only for 1 line delay data as well as the write address counter and read address counter of memory only for 2 line delay data are then initialized.

## **Switching Characteristics**

$(Ta = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 2.7 \text{ to } 3.6 \text{ V}, \text{GND} = 0 \text{ V}, \text{ unless otherwise noted})$					
Item	Symbol	Min	Тур	Max	Unit
Access time	t <sub>AC</sub>		_	18	ns
Output hold time	t <sub>OH</sub>	3	_		ns
Output enable time	t <sub>OEN</sub>	3	_	18	ns
Output disable time	todis	3	_	18	ns

## **Timing Requirements**

(Ta	a = 0 to 70°C,	$V_{\rm CC} = 2.7$ to	3.6 V, GND	= 0 V, unless	otherwise noted)
Item	Symbol	Min	Тур	Max	Unit
Write clock (WCK) cycle	t <sub>WCK</sub>	25	_		ns
Write clock (WCK) "H" pulse width	t <sub>wcкн</sub>	11	_		ns
Write clock (WCK) "L" pulse width	t <sub>WCKL</sub>	11	—	—	ns
Read clock (RCK) cycle	t <sub>RCK</sub>	25	—	—	ns
Read clock (RCK) "H" pulse width	t <sub>RCKH</sub>	11	_		ns
Read clock (RCK) "L" pulse width	t <sub>RCKL</sub>	11	—	—	ns
Input data setup time for WCK	t <sub>DS</sub>	7	_		ns
Input data hold time for WCK	t <sub>DH</sub>	3	_		ns
Reset setup time for WCK/RCK	t <sub>RESS</sub>	7	_		ns
Reset hold time for WCK/RCK	t <sub>RESH</sub>	3	_	—	ns
Reset non-selection setup time for WCK/RCK	t <sub>NRESS</sub>	7	_	—	ns
Reset non-selection hold time for WCK/RCK	t <sub>NRESH</sub>	3	—	—	ns
WEB setup time for WCK	t <sub>WES</sub>	7	_	—	ns
WEB hold time for WCK	t <sub>WEH</sub>	3	—	—	ns
WEB non-selection setup time for WCK	t <sub>NWES</sub>	7	_	—	ns
WEB non-selection hold time for WCK	t <sub>NWEH</sub>	3	—	—	ns
REB setup time for RCK	t <sub>RES</sub>	7	_	—	ns
REB hold time for RCK	t <sub>REH</sub>	3	—	—	ns
REB non-selection setup time for RCK	t <sub>NRES</sub>	7	_	—	ns
REB non-selection hold time for RCK	t <sub>NREH</sub>	3	_	_	ns
Input pulse up/down time	tr, tf	_	_	20	ns
Data hold time*	t <sub>H</sub>	_	_	20	ms

Notes: Perform reset operation after turning on power supply.

\* For 1 line access, the following conditions must be satisfied: WEB high-level period  $\leq 20 \text{ ms} - 5120 \bullet t_{WCK} - WRESB$  low-level period REB high-level period  $\leq 20 \text{ ms} - 5120 \bullet t_{RCK} - RRESB$  low-level period

## **Switching Characteristics Measurement Circuit**



Input pulse level: 0 to 3 V

Input pulse up/down time: 3 ns

Judging voltage Input: 1.3 V

Output: 1.3 V (However, t<sub>ODIS (LZ)</sub> is judged with 10% of the output amplitude, while t<sub>ODIS (HZ)</sub> is judged with 90% of the output amplitude)

Load capacitance C<sub>L</sub> includes the floating capacity of connected lines and input capacitance of probe.

ltem	SW1	SW2
t <sub>odis (LZ)</sub>	Close	Open
t <sub>ODIS (HZ)</sub>	Open	Close
t <sub>OEN (ZL)</sub>	Close	Open
t <sub>OEN (ZH)</sub>	Open	Close

## todis and toen Measurement Condition



## **Operation Timing**

## Write Cycle



### Write Reset Cycle







Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n + 1 cycle. The writing operation is complete at the falling edge after n + 1 cycle.

To stop reading write data at n cycle, enter WCK before the rising edge after n + 1 cycle.

When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.

#### M66281FP

### **Read Cycle**



### **Read Reset Cycle**



### Notes on Reading of Written Data in Read Disable

When writing operation is performed at n cycle and n + 1 cycle on the writing side in the read disable period after n - 1 cycle on the reading side, output at n cycle and n + 1 cycle after read enable is invalid. For output at n + 2 cycle and after, however, data written in the read disable period is to be output.



## Variable Length Delay Bit

### 1 Line (5120 Bits) Delay

Input data can be written at the rising edge of WCK after write cycle and output data is read at the rising edge of RCK before read cycle to easily make 1 line delay.



### n-bit Delay Bit

(Reset at cycles according to the delay length)



### n-bit Delay 2

(Slides input timings of WRESB and RRESB at cycles according to the delay length)



#### n-bit Delay 3

(Slides address by disabling REB in the period according to the delay length)



#### Reading Shortest n-cycle Write Data "n"

(Reading side n - 2 cycle ends after the end of writing side n + 1 cycle)

When the reading side n - 2 cycle ends before the end of the writing side n + 1 cycle, output Qn of n cycle is made invalid. In the following diagram, end of reading side n - 2 cycle and end of writing side n + 1 cycle overlap each other. This example can read n cycle data in the shortest time. When this is the case, reading operation at n - 1 cycle is invalid.



#### Reading Longest n-cycle Write Data "n": 1 Line Delay

(When writing side n-cycle <2> starts, reading side n cycle <1> then starts)

Output Qn of n cycle <1>\* can be read until the start of reading side n cycle <1> and the start of writing side n cycle <2>\* overlap each other.



Note: <0>\*, <1>\* and <2>\* indicate value of lines.

## **Application Example**



#### Sub Scan Resolution Compensation Circuit with Laplacian Filter

## **Package Dimensions**



## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
  The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
  The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  All information included in this document, but has product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document in the date their document.
  Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set descondure sequired by Renesas and the date disclosed through explicitable applications. Renesas products are not designed paylications, and processes are designed by Renesas as subtrate and the applicability of the set as a set of the intersect on any date date.
  Renesas hall have the product specified by Renesas as subtrates or purposes, please contacts are not designed applications and reflexitor applicability of the set as a set of the intersect on the intersect



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com