3.3V, 1:6, LVCMOS PLL Clock Generator **MPC9330**

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

The MPC9330 is a 3.3 V compatible, 1:6 PLL based clock generator targeted for high performance low-skew clock distribution in mid-range to high-performance telecomm, networking and computing applications. With output frequencies up to 120 MHz and output skews less than 150 ps, the device meets the needs of the most demanding clock applications. The MPC9330 is specified for the temperature range of 0°C to +70°C.

Features

- 1:6 PLL Based Low-Voltage Clock Generator
- 3.3 V Power Supply
- Generates Clock Signals Up to 120 MHz
- Maximum Output Skew of 150 ps
- On-Chip Crystal Oscillator Clock Reference
- Alternative LVCMOS PLL Reference Clock Input
- Internal and External PLL Feedback
- PLL Multiplies the Reference Clock by 4x, 3x, 2x, 1x, 4/3x, 3/2x, 2/3x, x/2, x/3, or x/4
- Supports Zero-Delay Operation in External Feedback Mode
- Synchronous Output Clock Stop in Logic Low Eliminates Output Runt Pulses
- Power_Down Feature Reduces Output Clock Frequency
- Drives Up to 12 Clock Lines
- 32-Lead LQFP Packaging
- 32-Lead Pb-Free Package
- Ambient Temperature Range 0° C to +70 $^{\circ}$ C
- Internal Power-Up Reset
- Pin and Function Compatible to the MPC930
- For functional replacement use 8T49N285A

Functional Description

The MPC9330 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9330 requires either the selection of internal PLL feedback or the connection of one of the device outputs to the feedback input to close the PLL feedback path in external feedback mode. The reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range. In external PLL feedback configuration and with the available post-PLL dividers (divide-by-2, divide-by-4 and divide-by-6), the internal VCO of the MPC9330 is running at either 4x, 8x, 12x, 16x, or 24x of the reference clock frequency. In internal feedback configuration (divide-by-16) the internal VCO is running 16x of the reference frequency. The frequency of the QA, QB, QC output banks is a division of the VCO frequency and can be configured independently for each output bank using the FSELA, FSELB and FSELC pins, respectively. The available output to input frequency ratios are 4x, 3x, 2x, 1x, 4/3x, 3/2x, 2/3x, x/2, x/3, or x/4.

The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible input as the reference clock signal. The PLL_EN control selects the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.

The outputs can be disabled (high-impedance) by deasserting the OE/MR pin. In the PLL configuration with external feedback selected, deasserting OE/MR causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Asserting OE/MR will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation. The MPC9330 output clock stop control allows the outputs to start and stop synchronously in the logic low state, without the potential generation of runt pulses.

The MPC9330 is fully 3.3 V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9330 outputs can drive one or two traces giving the devices an effective fanout of 1:12. The device is packaged in a 7x7 mm² 32-lead LQFP package.

32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-03

DATA SHEET

Figure 1. MPC9330 Logic Diagram

It is recommended to use an external RC filter for the analog power supply pin V_{CC-PLL} . Please see [Applications Information](#page-7-0) section for details.

Figure 2. MPC9330 32-Lead Package Pinout (Top View)

Table 1. Pin Configuration

Table 2. Function Table

Table 3. Clock Output Synchronous Disable (CLK_STOP) Function Table(1)

1. Output operation for OE/MR=1 (outputs enabled). OE/MR=0 will disable (high-impedance state) all outputs independent on CLK_STOP[0:1].

Table 4. General Specifications

Table 5. Absolute Maximum Ratings(1)

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 6. DC Characteristics ($V_{CC} = 3.3$ V \pm 5%, T_A = 0°C to 70°C)

1. The MPC9330 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT} . Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

2. Inputs have pull-down or pull-up resistors affecting the input current.

Symbol Characteristics Min Typ Max Unit Condition f_{ref} | Input Reference Frequency⁽²⁾ $\div 4$ feedback⁽³⁾ PLL mode, external feedback $\div 8$ feedback 12 feedback $± 16$ feedback 24 feedback PLL mode, internal feedback \leftrightarrow 16 feedback) Input Reference Frequency in PLL bypass mode(4) 50 25 16.67 12.5 8.33 12.5 120 60 40 30 20 30 TBD MHz MHz MHz MHz MHz MHz MHz PLL locked f_{VCO} VCO Lock Frequency Range⁽⁵⁾ 200 **480** MHz f_{XTAL} Crystal Interface Frequency Range⁽⁶⁾ 10 25 MHz f_{MAX} | Output Frequency $\div 4$ output 8 output \div 12 output \div 16 output 24 output 50 25 16.67 12.5 8.33 120 60 40 30 20 MHz MHz MHz MHz MHz PLL locked frefDC tPW, MIN Reference Input Duty Cycle Minimum Input Reference Pulse Width 25 \mathfrak{p} 75 % ns tr, tf CCLK Input Rise/Fall Time 1.0 ns 0.8 to 2.0 V $t_{(\emptyset)}$ Propagation Delay (SPO)⁽⁷⁾ for the - entire f_{ref} range $-f_{ref} = 8.33 \text{ MHz}$ $- f_{ref} = 50.0 \text{ MHz}$ -1.2 -400 -70 $+1.2$ +400 +70 ° ps ps $t_{sk(o)}$ | Output-to-Output Skew⁽⁸⁾ (within output bank) (any output) 50 150 ps ps DC Output Duty Cycle 45 50 55 % t_r, t_f \vert Output Rise/Fall Time \vert 0.1 \vert 0.1 \vert 1.0 ns \vert 0.55 to 2.4 V $t_{PLZ,HZ}$ Output Disable Time 10 ns t_{PZL, LZ} | Output Enable Time 10 ns tJIT(CC) Cycle-to-cycle jitter 50 300 ps $t_{\mathsf{JIT(PER)}}$ Period Jitter $\begin{array}{|c|c|c|c|c|}\n\hline\n\end{array}$ Period Jitter $\begin{array}{|c|c|c|c|c|}\n\hline\n\end{array}$ $\mathsf{t}_\mathsf{JIT(\varnothing)}$ |I/O Phase Jitter \blacksquare RMS (1 σ) | \blacksquare 10 | 70 | ps BW PLL closed loop bandwidth⁽⁹⁾ $\div 4$ feedback PLL mode, external feedback $\div 8$ feedback $± 12$ feedback $± 16$ feedback 24 feedback 0.8-5.0 0.5-2.0 0.3-1.0 0.25-0.6 0.2-0.5 MHz MHz MHz MHz MHz t_{LOCK} | Maximum PLL Lock Time 10 ms

MPC9330 Data Sheet 3.3V, 1:6, LVCMOS PLL CLOCK GENERATOR

Table 7. AC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = 0°C to 70°C)⁽¹⁾

1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.

2. PLL mode requires PLL_EN = 0 to enable the PLL.

3. $\div 4$ feedback (FB) can be accomplished by setting PWR_DN = 0 and the connection of one $\div 2$ output to FB_IN. See [Table 3](#page-3-0) to Table 5 for other feedback configurations.

4. In bypass mode, the MPC9330 divides the input reference clock.

5. The input frequency f_{ref} on CCLK must match the VCO frequency range divided by the feedback divider ratio FB: f_{ref} = f_{VCO} ÷ FB.

6. The usable crystal frequency range depends on the VCO lock frequency and the PLL feedback ratio.

7. SPO is the static phase offset between CCLK and FB_IN (FB_SEL=1 and PLL locked). $t_{sk(0)}$ [ps] = $t_{sk(0)}$ [°] B(fref ÷ 360°)

8. Skew data applicable for equally loaded outputs only.

9. –3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

Output Power Down (PWR_DN) Timing Diagram

Programming the MPC9330

The MPC9330 supports output clock frequencies from 8.33 to 120 MHz. Different feedback and output divider configurations can be used to achieve the desired input to output frequency relationship. The feedback frequency and divider should be used to situate the VCO in the frequency lock range between 200 and 480

MHz for stable and optimal operation. The FSELA, FSELB, FSELC and PWR_DN pins select the desired output clock frequencies. Possible frequency ratios of the reference clock input to the outputs are 1:4, 1:3, 1:2, 1:1, 2:3, 4:3 and 3:2. Table 8 through [Table 10](#page-6-0) illustrate the various output configurations and frequency ratios supported by the MPC9330.

Table 8. MPC9330 Example Configurations (Internal Feedback: FB_SEL = 0)

1. fref is the input clock reference frequency (CCLK or XTAL).

1. fref is the input clock reference frequency (CCLK or XTAL).

2. QAx connected to FB_IN and FSELA=0, PWR_DN=0.

3. QAx connected to FB_IN and FSELA=1, PWR_DN=0.

4. QCx connected to FB_IN and FSELC=1, PWR_DN=0.

Table 10. MPC9330 Example Configurations (External Feedback and PWR_DN = 1)

1. fref is the input clock reference frequency (CCLK or XTAL).

2. QAx connected to FB_IN and FSELA=1, PWR_DN=1.

3. QCx connected to FB_IN and FSELC=1, PWR_DN=1.

APPLICATIONS INFORMATION

Power Supply Filtering

The MPC9330 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V_{CC-PIL} power supply impacts the device characteristics, for instance, I/O jitter. The MPC9330 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CC-PIL}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V_{CC} $_{PLL}$ pin for the MPC9330. [Figure 3](#page-7-1) illustrates a typical power supply filter scheme. The MPC9330 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F . From the data sheet, the I_{CC} $_{PLL}$ current (the current sourced through the V_{CC} $_{PLL}$ pin) is typically 5 mA (10 mA maximum), assuming that a minimum of 2.985 V must be maintained on the V_{CC-PLL} pin. The resistor R_F shown in [Figure 3](#page-7-1) should have a resistance of 10–15 Ω to meet the voltage drop criteria.

Figure 3. V_{CC} PLL Power Supply Filter

The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in [Figure 3,](#page-7-1) the filter cut-off frequency is around 3-5 kHz, and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive and, thus, increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9330 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Driving Transmission Lines

The MPC9330 clock driver was designed to drive high-speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω , the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC} \div 2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9330 clock driver. For the series terminated case, however, there is no DC current draw, thus the outputs can drive multiple series terminated lines. [Figure 4](#page-7-2) illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9330 clock driver is effectively doubled due to its capability to drive multiple lines.

Figure 4. Single versus Dual Transmission Lines

The waveform plots in [Figure 4](#page-7-2) show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9330 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9330. The output waveform in [Figure 5](#page-8-0) shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

 $V_L = V_S (Z_0 \div (R_S + R_0 + Z_0))$ $Z_0 = 50 \Omega || 50 \Omega$ $R_S = 36 \Omega || 36 \Omega$ $R_0 = 14 \Omega$ V_L = 3.0 (25 ÷ (18+14+25) $= 1.31 V$

At the load end, the voltage will double due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

Final skew data pending specification.

Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in [Figure 6](#page-8-1) should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.

Figure 5. Single versus Dual Waveforms

Figure 7. CCLK MPC9330 AC Test Reference for V_{cc} = 3.3 V

The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 10. Output Duty Cycle (DC) The settlement of the settlement of the settlement of the settlement of the set of the

The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 12. Cycle-to-Cycle Jitter Figure 13. Period Jitter

Figure 8. Output-to-Output Skew t_{SK(O)} **Figure 9. Propagation Delay (t_(∅), static phase offset) Test Reference**

The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles

The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 14. Output Transition Time Test Reference

PACKAGE DIMENSIONS

CASE 873A-03 ISSUE B 32-LEAD LQFP PACKAGE

Revision History Sheet

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.