

The MPC961 is a 2.5 V or 3.3 V compatible, 1:18 PLL based zero delay buffer. With output frequencies of up to 200 MHz, output skews of 150 ps the device meets the needs of the most demanding clock tree applications.

Features

- Fully Integrated PLL
- Up to 200 MHz I/O Frequency
- LVCMOS Outputs
- Outputs Disable in High Impedance
- LVPECL Reference Clock Options
- LQFP Packaging
- 32-lead Pb-free Package Available
- ±50 ps Cycle-Cycle Jitter
- 150 ps Output Skews

Functional Description


The MPC961 is offered with two different input configurations. The MPC961P offers an LVCMOS reference clock while the MPC961 offers an LVPECL reference clock.

When pulled high the \overline{OE} pin will force all of the outputs (except QFB) into a high impedance state. Because the \overline{OE} pin does not affect the QFB output, down stream clocks can be disabled without the internal PLL losing lock.


The MPC961 is fully 2.5 V or 3.3 V compatible and requires no external loop filter components. All control inputs accept LVCMOS compatible levels and the outputs provide low impedance LVCMOS outputs capable of driving terminated 50 Ω transmission lines. For series terminated lines the MPC961 can drive two lines per output giving the device an effective fanout of 1:36. The device is packaged in a 32 lead LQFP package to provide the optimum combination of board density and performance.

MPC961P


**LOW VOLTAGE
ZERO DELAY BUFFER**

~~~~

~~**FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03**~~



**AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03**



The MPC961P requires an external RC filter for the analog power supply pin V_{CCA}. Refer to [APPLICATIONS INFORMATION](#) for details.

Figure 1. MPC961P Logic Diagram




Figure 2. 32-Lead Pinout (Top View)

Table 1. Pin Configurations

Number	Name	Type	Description
PCLK, $\overline{\text{PCLK}}$	Input	LVC MOS	PLL reference clock signal
FB_IN	Input	LVC MOS	PLL feedback signal input, connect to a QFB output
F_RANGE	Input	LVC MOS	PLL frequency range select
$\overline{\text{OE}}$	Input	LVC MOS	Output enable/disable
Q0 – Q16	Output	LVC MOS	Clock outputs
QFB	Output	LVC MOS	PLL feedback signal output, connect to a FB_IN
GND	Supply	Ground	Negative power supply
V _{CCA}	Supply	V _{CC}	PLL positive power supply (analog power supply). The MPC961P requires an external RC filter for the analog power supply pin V _{CCA} . Please see applications section for details.
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core

Table 2. Function Table

Control	Default	0	1
F_RANGE	0	PLL high frequency range. MPC961P input reference and output clock frequency range is 100 – 200 MHz	PLL low frequency range. MPC961P input reference and output clock frequency range is 50 – 100 MHz
OE	0	Outputs enabled	Outputs disabled (high-impedance state)

Table 3. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.6	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} + 0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} + 0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage Temperature	-40	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

Table 4. DC Characteristics (V_{CC} = 3.3 V ± 5%, T_A = -40° to 85°C)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{IH}	Input HIGH Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input LOW Voltage	-0.3		0.8	V	LVCMOS
V _{PP}	Peak-to-peak input voltage ⁽¹⁾ PECL_CLK, $\overline{\text{PECL_CLK}}$	500		1000	mV	LVPECL
V _{CMR}	Common Mode Range ⁽²⁾ PECL_CLK, $\overline{\text{PECL_CLK}}$	1.2		V _{CC} - 0.8	V	LVPECL
V _{OH}	Output HIGH Voltage	2.4			V	I _{OH} = -20 mA ⁽²⁾
V _{OL}	Output LOW Voltage			0.55	V	I _{OL} = 20 mA ⁽²⁾
Z _{OUT}	Output Impedance		14	20	Ω	
I _{IN}	Input Current			±120	μA	
C _{IN}	Input Capacitance		4.0		pF	
C _{PD}	Power Dissipation Capacitance		8.0	10	pF	Per Output
I _{CCA}	Maximum PLL Supply Current		2.0	5.0	mA	V _{CCA} Pin
I _{CC}	Maximum Quiescent Supply Current				mA	All V _{CC} Pins
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	

1. Exceeding the specified V_{CMR}/V_{PP} window results in a t_{PD} changes of approximately 250 ps.
2. The MPC961P is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up two 50 Ω series terminated transmission lines.

Table 5. AC Characteristics ($V_{CC} = 3.3\text{ V} \pm 5\%$, $T_A = -40^\circ$ to 85°C)⁽¹⁾

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
f_{REF}	Input Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
f_{MAX}	Maximum Output Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
f_{REFDC}	Reference Input Duty Cycle	25		75	%	
$t_{(\phi)}$	Propagation Delay ⁽²⁾ (static phase offset) PECL_CLK to FB_IN	-80		120	ps	PLL locked
$t_{sk(O)}$	Output-to-Output Skew ⁽³⁾		90	150	ps	
DC_O	Output Duty Cycle F_RANGE = 0 F_RANGE = 1	40 45	50 50	60 55	%	
t_r, t_f	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8 V
$t_{PLZ:HZ}$	Output Disable Time			10	ns	
$t_{PZL:LZ}$	Output Enable Time			10	ns	
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter RMS (1σ) ⁽⁴⁾			15	ps	
$t_{JIT(PER)}$	Period Jitter RMS (1σ)		7.0	10	ps	
$t_{JIT(\phi)}$	I/O Phase Jitter RMS (1σ) F_RANGE = 0 F_RANGE = 1			$0.0015 \cdot T$ $0.0010 \cdot T$		T = Clock Signal Period
t_{lock}	Maximum PLL Lock Time			10	ms	

1. AC characteristics apply for parallel output termination of $50\ \Omega$ to V_{TT} .
2. t_{PD} applies for $V_{CMR} = V_{CC} - 1.3\text{ V}$ and $V_{PP} = 800\text{ mV}$.
3. Refer to [APPLICATIONS INFORMATION](#) for part-to-part skew calculation.
4. Refer to [APPLICATIONS INFORMATION](#) for calculation for other confidence factors than 1σ .

Table 6. DC Characteristics ($V_{CC} = 2.5\text{ V} \pm 5\%$, $T_A = -40^\circ$ to 85°C)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V_{IH}	Input HIGH Voltage	1.7		$V_{CC} + 0.3$	V	LVC MOS
V_{IL}	Input LOW Voltage	-0.3		0.7	V	LVC MOS
V_{PP}	Peak-to-peak input voltage ⁽¹⁾ PECL_CLK, PECL_CLK	500		1000	mV	LVPECL
V_{CMR}	Common Mode Range ⁽¹⁾ PECL_CLK, PECL_CLK	1.2		$V_{CC} - 0.7$	V	LVPECL
V_{OH}	Output HIGH Voltage	1.8			V	$I_{OH} = -15\text{ mA}$ ⁽²⁾
V_{OL}	Output LOW Voltage			0.6	V	$I_{OL} = 15\text{ mA}$ ⁽²⁾
Z_{OUT}	Output Impedance		18	26	Ω	
I_{IN}	Input Current			± 120	μA	
C_{IN}	Input Capacitance		4.0		pF	
C_{PD}	Power Dissipation Capacitance		8.0	10	pF	Per Output
I_{CCA}	Maximum PLL Supply Current		2.0	5.0	mA	V_{CCA} Pin
I_{CC}	Maximum Quiescent Supply Current				mA	All V_{CC} Pins
V_{TT}	Output Termination Voltage		$V_{CC} \div 2$		V	

1. Exceeding the specified V_{CMR}/V_{PP} window results in a t_{PD} changes $< 250\text{ ps}$.
2. The MPC961P is capable of driving $50\ \Omega$ transmission lines on the incident edge. Each output drives one $50\ \Omega$ parallel terminated transmission line to a termination voltage of V_{TT} . Alternatively, the device drives up two $50\ \Omega$ series terminated transmission lines.

Table 7. AC Characteristics ($V_{CC} = 2.5\text{ V} \pm 5\%$, $T_A = -40^\circ$ to 85°C)(1)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
f_{REF}	Input Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
f_{MAX}	Maximum Output Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
f_{REFDC}	Reference Input Duty Cycle	25		75	%	
$t_{(\odot)}$	Propagation Delay ⁽²⁾ (static phase offset) CCLK to FB_IN	-50		175	ps	PLL locked
$t_{sk(O)}$	Output-to-Output Skew ⁽³⁾		90	150	ps	
DC_O	Output Duty Cycle F_RANGE = 0 F_RANGE = 1	40 45	50 50	60 55	%	
t_r, t_f	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8 V
$t_{PLZ:HZ}$	Output Disable Time			10	ns	
$t_{PZL:LZ}$	Output Enable Time			10	ns	
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter RMS (1σ) ⁽⁴⁾			15	ps	
$t_{JIT(PER)}$	Period Jitter RMS (1σ)		7.0	10	ps	
$t_{JIT(\odot)}$	I/O Phase Jitter RMS (1σ) F_RANGE = 0 F_RANGE = 1			$0.0015 \cdot T$ $0.0010 \cdot T$		T = Clock Signal Period
t_{lock}	Maximum PLL Lock Time			10	ms	

1. AC characteristics apply for parallel output termination of $50\ \Omega$ to V_{TT} .
2. t_{PD} applies for $V_{CMR} = V_{CC} - 1.3\text{ V}$ and $V_{PP} = 800\text{ mV}$.
3. Refer to [APPLICATIONS INFORMATION](#) for part-to-part skew calculation.
4. Refer to [APPLICATIONS INFORMATION](#) for calculation for other confidence factors than 1σ .

Power Supply Filtering

The MPC961P is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC961P provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CCA}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the V_{CCA} pin for the MPC961P.

Figure 3 illustrates a typical power supply filter scheme. The MPC961P is most susceptible to noise with spectral content in the 10 kHz to 5 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V_{CC} supply and the V_{CCA} pin of the MPC961P. From the data sheet the I_{CCA} current (the current sourced through the V_{CCA} pin) is typically 2 mA (5 mA maximum), assuming that a minimum of 2.375 V ($V_{CC} = 3.3$ V or $V_{CC} = 2.5$ V) must be maintained on the V_{CCA} pin. The resistor R_F shown in Figure 3 must have a resistance of 270 Ω ($V_{CC} = 3.3$ V) or 5 to 15 Ω ($V_{CC} = 2.5$ V) to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.




Figure 3. Power Supply Filter

Although the MPC961P has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Driving Transmission Lines

The MPC961P clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 15 Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091.

In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{CC}/2$. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC961P clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 4 illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme the fanout of the MPC961P clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 4. Single versus Dual Transmission Lines

The waveform plots of Figure 5 show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC961P output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC961P. The output waveform in Figure 5 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of

the line impedances. The voltage wave launched down the two lines will equal:

$$V_L = V_S (Z_O / (R_S + R_O + Z_O))$$

$$Z_O = 50 \Omega \parallel 50 \Omega$$

$$R_S = 36 \Omega \parallel 36 \Omega$$

$$R_O = 14 \Omega$$

$$V_L = 3.0 (25 / (18 + 14 + 25)) = 3.0 (25 / 57)$$

$$= 1.31 \text{ V}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.62 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 5. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 6 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 6. Optimized Dual Line Termination

SPICE level and IBIS output buffer models are available for engineers who want to simulate their specific interconnect schemes.

Using the MPC961P in Zero-Delay Applications

Nested clock trees are typical applications for the MPC961P. Designs using the MPC961P as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC961P clock driver allows for its use as a zero delay buffer. By using the QFB output as a feedback to the PLL the propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of Part-to-Part Skew

The MPC961P zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC961P are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is:

$$t_{SK(PP)} = t_{(\emptyset)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\emptyset)} \cdot CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 7. MPC961P Max. Device-to-Device Skew

Due statistical nature of I/O jitter a rms value (1σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 8.

Table 8. Confidence Factor CF

CF	Probability of clock edge within the distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.99999943
± 6σ	0.99999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% (± 3σ) is assumed, resulting in a worst case timing uncertainty from input to any output of -236 ps to 361 ps relative to PCLK (f = 125 MHz, V_{CC} = 2.5 V):

$$t_{SK(PP)} = [-50 \text{ ps} \dots 175 \text{ ps}] + [-150 \text{ ps} \dots 150 \text{ ps}] + [(12 \text{ ps} @ -3) \dots (12 \text{ ps} @ 3)] + t_{PD, LINE(FB)}$$

$$t_{SK(PP)} = [-236 \text{ ps} \dots 361 \text{ ps}] + t_{PD, LINE(FB)}$$

Due to the frequency dependence of the I/O jitter, Figure 8 “Max. I/O Jitter versus frequency” can be used for a more precise timing performance analysis.




Figure 8. Max. I/O Jitter versus Frequency

Power Consumption of the MPC961P and Thermal Management

The MPC961P AC specification is guaranteed for the entire operating frequency range up to 200 MHz. The MPC961P power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical

convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC961P die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability refer to the Application Note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature:

Table 9. Die Junction Temperature and MTBF

Junction temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC961P needs to be controlled and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC961P is represented in equation 1.

Where I_{CCQ} is the static current consumption of the MPC961P, C_{PD} is the power dissipation capacitance per output, (M)ΣC_L represents the external capacitive output load, N is the number of active outputs (N is always 27 in case of the MPC961P). The MPC961P supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore, ΣC_L is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination, V_{OL}, I_{OL}, V_{OH}, and I_{OH} are a function of the output termination technique and DC_Q is the clock signal duty cycle. If transmission lines are used ΣC_L is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature T_J as a function of the power consumption.

$$P_{TOT} = [I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot (N \cdot C_{PD} + \sum_M C_L)] \cdot V_{CC} \tag{Equation 1}$$

$$P_{TOT} = V_{CC} \cdot [I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot (N \cdot C_{PD} + \sum_M C_L)] + \sum_P [DC_Q \cdot I_{OH} \cdot (V_{CC} - V_{OH}) + (1 - DC_Q) \cdot I_{OL} \cdot V_{OL}] \tag{Equation 2}$$

$$T_J = T_A + P_{TOT} \cdot R_{thja} \tag{Equation 3}$$

$$f_{CLOCK,MAX} = \frac{1}{C_{PD} \cdot N \cdot V_{CC}^2} \cdot \left[\frac{T_{j,MAX} - T_A}{R_{thja}} - (I_{CCQ} \cdot V_{CC}) \right] \tag{Equation 4}$$

Where R_{thja} is the thermal impedance of the package (junction to ambient) and T_A is the ambient temperature. According to Table 9, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC961P in a series terminated transmission line system.

Table 10. Thermal Package Impedance of the 32ld LQFP

Convection, LFPM	R_{thja} (1P2S board), K/W
Still air	80
100 lfpm	70
200 lfpm	61
300 lfpm	57
400 lfpm	56
500 lfpm	55

$T_{J,MAX}$ should be selected according to the MTBF system requirements and Table 9. R_{thja} can be derived from Table 10. The R_{thja} represent data based on 1S2P boards, using 2S2P boards will result in a lower thermal impedance than indicated below.

If the calculated maximum frequency is below 200 MHz, it becomes the upper clock speed limit for the given application conditions. The following two derating charts describe the safe frequency operation range for the MPC961P. The charts were calculated for a maximum tolerable die junction temperature of 110°C, corresponding to an estimated MTBF of 9.1 years, a supply voltage of 3.3 V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made. There are no operating frequency limitations if a 2.5 V power supply or the system specifications allow for a MTBF of 4 years (corresponding to a max. junction temperature of 120°C).




Figure 9. Maximum MPC961P Frequency, $V_{CC} = 3.3 V$, MTBF 9.1 Years, Driving Series Terminated Transmission Lines




Figure 10. Maximum MPC961P Frequency, $V_{CC} = 3.3 V$, MTBF 9.1 Years, 4 pF Load per Line




Figure 11. TCLK MPC961P AC Test Reference for $V_{CC} = 3.3 V$ and $V_{CC} = 2.5 V$




Figure 12. Propagation Delay (t_0 , static phase offset) Test Reference






Figure 13. Output Transition Time Test Reference




The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 14. Output Duty Cycle (DC)




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 15. Output-to-Output Skew $t_{SK(O)}$




The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 16. Cycle-to-Cycle Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles






Figure 17. Period Jitter



The deviation in t_0 for a controlled edge with respect to a T_0 mean in a random sample of cycles

Figure 18. I/O Jitter

PACKAGE DIMENSIONS



- NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.
 4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C.
 5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08-mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07-mm.
 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25-mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD TIP.

DIM	MILLIMETERS	
	MIN	MAX
A	1.40	1.60
A1	0.05	0.15
A2	1.35	1.45
b	0.30	0.45
b1	0.30	0.40
c	0.09	0.20
c1	0.09	0.16
D	9.00 BSC	
D1	7.00 BSC	
e	0.80 BSC	
E	9.00 BSC	
E1	7.00 BSC	
L	0.50	0.70
L1	1.00 REF	
q	0'	7'
q1	12 REF	
R1	0.08	0.20
R2	0.08	---
S	0.20 REF	

CASE 873A-03
ISSUE B
32-LEAD LQFP PACKAGE

Revision History Sheet

Rev	Table	Page	Description of Change	Date
5		1	NRND – Not Recommend for New Designs.	1/8/13
5		1	Product Discontinuation Notice - PDN CQ-15-02.	5/6/15
6		1	Obsolete per Product Discontinuation Notice - PDN CQ-15-02.	10/4/16

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.